參數(shù)資料
型號： NS32FX164V-25
廠商： NATIONAL SEMICONDUCTOR CORP
元件分類： 數(shù)字信號處理
英文描述： Advanced Imaging/Communication Signal Processors
中文描述： 16-BIT, 50 MHz, MIXED DSP, PQCC68
封裝： PLASTIC, LCC-68
文件頁數(shù)： 49/102頁
文件大?。?/td> 1053K
代理商： NS32FX164V-25
3.0 Functional Description
(Continued)
Syntax:
EXEC VXSTORE
15
11 10
0
10000
100 0101 0101
Operation:
à
real X, Z;
ext address EABR;
for (n
4
0; n
k
LENG; n
00
)
à
ext mem
[
EABR
0
(ext address) 2
*
&Z
[
n
]] 4
X
[
n
]
;
ó
ó
VXGATHDVector External Gather
The VXGATH instruction gathers non-contiguous elements
of the external memory vector, as specified by the Y integer
vector, and places them in contiguous locations in the Z real
vector. The external memory address is specified in the
EABR and X registers.
Syntax:
EXEC VXGATH
15
11 10
0
10000
100 0100 0110
Operation:
à
real X, Z;
ext address EABR;
integer Y, X.ADDR;
for (n
4
0; n
k
LENG; n
00
)
à
Z
[
n
]4
ext mem
[
EABR
0
(ext address)2*((X.ADDR
0
(integer)Y
[
n
]
)
& 0xFFFF)
]
;
ó
ó
3.4.5.10 Arithmetic/Logical Instructions
VROPDVector Real Op
The VROP instruction performs one of 7 operations be-
tween corresponding elements of the X and Y real vectors,
and writes the result in the corresponding place in the Z
output vector. The operation to be performed is specified in
PARAM.OP field.
Syntax:
EXEC VROP
15
11 10
0
10000
101 0110 1000
Operation:
à
real X,Y,Z;
for (n
4
0; n
k
LENG; n
00
)
à
Z
[
n
] 4
(real) (X
[
n
]
k
op
l
Y
[
n
]
);
ó
ó
The allowed values in PARAM.OP are:
k
op
l
Operation
011010
100111
001000
100000
111000
011000
001100
ADD
SUB
BIC
AND
OR
XOR
INV
Z
e
X
a
Y
Z
e
X
b
Y
Z
e
X & Y
Z
e
X & Y
Z
e
X
l
Y
Z
e
X
Z
Y
Z
e
Y
VAROPDVector Aligned Real Op
The VAROP instruction performs one of 7 operations be-
tween corresponding elements of the X and Y aligned vec-
tors, and writes the result in the coresponding place in the Z
output vector. The operation to be performed is specified in
PARAM.OP field.
Syntax:
EXEC VAROP
15
11 10
0
10000
100 0001 1010
Operation:
à
aligned real X,Y,Z;
for (n
4
0; n
k
LENG; n
00
)
à
Z
[
n
]
.low
4
(real) (X
[
n
]
.low
k
op
l
Y
[
n
]
.low);
Z
[
n
]
.high
4
(real) (X
[
n
]
.high
k
op
l
Y
[
n
]
.high);
ó
ó
Note:
The allowed values in PARAM.OP are the same as those in VROP.
3.4.5.11 Multiply-and-Accumulate Instructions
VRMACDVector Real Multiply and Accumulate
The VRMAC instruction performs a convolution sum of the
X and Y real vectors. The previous value of the accumulator
is used and the result stored in Z
[
0
]
.
Syntax:
EXEC VRMAC
15
11 10
0
10000
100 0000 0111
Operation:
à
real X,Y,Z;
real acc A;
for (n
4
0; n
k
LENG; n
00
)
à
A
4
A
0
X
[
n
]
* Y
[
n
]
;
ó
Z
[
0
] 4
(real) A;
ó
Note:
When PARAM.CLR is set to ‘‘1’’, A is cleared to ‘‘0’’ prior to the first
addition. When PARAM.SUB is set to ‘‘1’’, the ‘‘
a
’’ sign is replaced
by a ‘‘
b
’’ sign.
49
相關PDF資料
PDF描述
NS32FX200-20 System Controller(系統(tǒng)控制器)
NS32FV100FV System Controller
NS32FV100-20 System Controller(系統(tǒng)控制器)
NS32FV100-25 System Controller(系統(tǒng)控制器)
NS32FX100-15 System Controller(系統(tǒng)控制器)
相關代理商/技術參數(shù)
參數(shù)描述
NS32FX200 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
NS32FX200VF 制造商:NSC 制造商全稱:National Semiconductor 功能描述:System Controller
NS32FX200VF-25 制造商:Texas Instruments 功能描述:
NS32FX210 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Facsimile/Data Modem Analog Front End (AFE)
NS32FX210J 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Facsimile/Data Modem Analog Front End (AFE)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*