參數(shù)資料
型號： HC05V7GRS
英文描述： 68HC05V7 General Release Specification
中文描述： 68HC05V7一般版本規(guī)范
文件頁數(shù)： 91/170頁
文件大?。?/td> 980K
代理商： HC05V7GRS
SECTION 12: CORE TIMER
MOTOROLA
Page 77
12.1.6
When a “1” is written to this bit, RTIF is cleared. Writing a “0” has no effect on the RTIF bit.
This bit always reads as zero.
RTFC - Real Time Interrupt Flag Clear
12.1.7
These two bits select one of four taps from the Real Time Interrupt circuit. Table 12-1 shows
the available interrupt rates with a 2.1 and 1.05MHz bus clock. Reset sets these two bits
which selects the lowest periodic rate and gives the maximum time in which to alter these
bits if necessary. Care should be taken when altering RT0 and RT1 if the time-out period
is imminent or uncertain. If the selected tap is modified during a cycle in which the counter
is switching, an RTIF could be missed or an additional one could be generated. To avoid
problems, the COP should be cleared before changing RTI taps.
Table 12-1: RTI and COP Rates at 2.1 MHz
RT1:RT0 - Real Time Interrupt Rate Select
12.2
The COP watchdog timer function is implemented on this device by using the output of the
RTI circuit and further dividing it by eight. The minimum COP reset rates are listed in Table
12-1. If the COP circuit times out, an internal reset is generated and the normal reset vector
is fetched. Preventing a COP time-out, or clearing the COP, is accomplished by writing a
“0” to bit 0 of address $3FF0. When the COP is cleared, only the final divide by eight stage
(output of the RTI) is cleared.
If the COP watchdog timer is allowed to time-out, an internal reset is generated to reset the
MCU. In addition the RESET pin will be pulled low for a minimum of 3 E Clock cycle for
emulation purposes. During a chip reset (regardless of the source), the entire Core Timer
counter chain is cleared.
The COP will remain enabled after execution of the WAIT instruction and all associated
operations apply. If the STOP instruction is disabled, execution of STOP instruction will
cause an internal reset.
This COP’s objective is to make it impossible for this part to become “stuck” or “l(fā)ocked-up”
and to be sure the COP is able to “rescue” the part from any situation where it might entrap
itself in an abnormal or unintended behavior. This function is a mask option.
COMPUTER OPERATING PROPERLY (COP) RESET
11
RT1:RT0
MIN. COP RATES
00
01
10
2
14
/E
RTI RATE
2
11
/E
2
12
/E
2
13
/E
15.60 ms
1.95 ms
3.90 ms
7.80 ms
7.80 ms
0.97 ms
1.95 ms
3.90 ms
109.23ms
13.65ms
27.31ms
54.61ms
54.61 ms
6.83 ms
13.65 ms
27.31 ms
(2
17
-2
14
)/E
(2
14
-2
11
)/E
(2
15
-2
12
)/E
(2
16
-2
13
)/E
1.05 MHz
2.1 MHz
1.05 MHz
2.1 MHz
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
HC05 Bipolar Transistor; Transistor Polarity:Dual P Channel; Power Dissipation:20W; DC Current Gain Min (hfe):25; Collector Current:1A; DC Current Gain Max (hfe):200; Power (Ptot):20W
HC1-5502A-7 Subscriber Line Interface Circuit
HC4P-5502A-7 Subscriber Line Interface Circuit
HC1062A Low Voltage Telephone Speech Transmission Circuit / High/Low Level Mute
HC1198 Peripheral IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HC060WE1DS038B 制造商:TE Connectivity 功能描述:EC7174-000
HC060YW1DS038B 制造商:TE Connectivity 功能描述:EC7207-000
HC06B05000J0G 制造商:FCI 功能描述:OEM ITEM 505-5BNF-SPRING CLAMP SYSTEM
HC08 制造商:Texas Instruments 功能描述:
HC08100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Breake Away Header .025(0.64mm) Square Posts
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*