參數(shù)資料
型號： HC05V7GRS
英文描述： 68HC05V7 General Release Specification
中文描述： 68HC05V7一般版本規(guī)范
文件頁數(shù)： 64/170頁
文件大?。?/td> 980K
代理商： HC05V7GRS
MOTOROLA
Page 50
SECTION 7: POWER SUPPLY AND REGULATION
MC68HC05V7 Specification Rev. 1.0
NOTE:
If the LVR option is enabled, reset will be asserted when V
DD
drops to the
appropriate level.
NOTE:
Before the PDC bit is written to a 0, the state of the IGNS bit should be
debounced in software. This will ensure that the primary regulator does
not power up with any bounce that may be present on Vign.
7.4.1
MASK OPTIONS
The regulator has three mask options associated with it. The first one is the MDLCPU
option. If this option is enabled, a rising edge on the MDLC BUS pin or the V
IGN
pin can
bring the primary regulator out of the Standby power mode. If this option is not enabled,
only the V
IGN
pin will bring the primary regulator out of the Standby power mode.
The second mask option is the V
DDC
option. This option, if enabled, will enable an active
pulldown device, connected between V
DD
and V
SS
, to turn on when the primary regulator
is disabled. This option should not be selected if an external voltage regulator is being used.
The third mask option is the regulator enable option. If it is not desired to use the on-board
voltage regulator, this option should not be selected. In this case the secondary regulator
will still remain active in order to properly keep the primary regulator turned off. While the
regulator is not enabled the MDLCPU option will remain operational but will serve no
purpose. The V
DDC
option and the MISCELLANEOUS register will continue to operate
normally. The V
DDC
function (V
DD
to V
SS
clamping device) uses the PDC bit to determine
when to turn the clamping device on. If this option is enabled and the PDC bit is written to
a "0", the clamping device will turn on. It will not turn off until a rising edge is detected on
V
IGN
or a rising edge on the BUS pin is detected provided the MDLCPU option is selected.
If the configuration shown in Figure 7-4 is used with the regulator enable option selected,
the MDLCPU and V
DDC
options may be selected. In addition, software must write a ’1’ to
the PDC bit in the miscellaneous register to initialize it after power-up. This prevents read-
modify-write instructions to the MISCELLANEOUS register from accidentally clearing the
PDC bit.
F
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
HC05 Bipolar Transistor; Transistor Polarity:Dual P Channel; Power Dissipation:20W; DC Current Gain Min (hfe):25; Collector Current:1A; DC Current Gain Max (hfe):200; Power (Ptot):20W
HC1-5502A-7 Subscriber Line Interface Circuit
HC4P-5502A-7 Subscriber Line Interface Circuit
HC1062A Low Voltage Telephone Speech Transmission Circuit / High/Low Level Mute
HC1198 Peripheral IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HC060WE1DS038B 制造商:TE Connectivity 功能描述:EC7174-000
HC060YW1DS038B 制造商:TE Connectivity 功能描述:EC7207-000
HC06B05000J0G 制造商:FCI 功能描述:OEM ITEM 505-5BNF-SPRING CLAMP SYSTEM
HC08 制造商:Texas Instruments 功能描述:
HC08100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Breake Away Header .025(0.64mm) Square Posts
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*