- 您現(xiàn)在的位置：買賣IC網 > PDF目錄361591 > uPSD3251 (意法半導體) Flash Programmable System Devices with 8032 Microcontroller Core(帶8032微控制器內核的Flash可編程系統(tǒng)設備) PDF資料下載
參數(shù)資料
| 型號： | uPSD3251 |
| 廠商： | 意法半導體 |
| 英文描述： | Flash Programmable System Devices with 8032 Microcontroller Core(帶8032微控制器內核的Flash可編程系統(tǒng)設備) |
| 中文描述： | 閃存可編程系統(tǒng)設備與8032微控制器內核（帶8032微控制器內核的閃存可編程系統(tǒng)設備） |
| 文件頁數(shù)： | 78/128頁 |
| 文件大小： | 1566K |
| 代理商： | UPSD3251 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁當前第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
μPSD3251F
78/128
Power-down Instruction and Power-up Mode
Power-up Mode.
The PSD Module internal logic
is reset upon Power-up to the READ Mode. Sector
Select (FS0-FS3 and CSBOOT0-CSBOOT1)
must be held Low, and WRITE Strobe (WR,
CNTL0) High, during Power-up for maximum se-
curity of the data contents and to remove the pos-
sibility of a byte being written on the first edge of
WRITE Strobe (WR, CNTL0). Any WRITE cycle
initiation is locked when V
CC
is below V
LKO
.
READ
Under typical conditions, the MCU may read the
primary Flash memory or the secondary Flash
memory using READ operations just as it would a
ROM or RAM device. Alternately, the MCU may
use READ operations to obtain status information
about a Program or Erase cycle that is currently in
progress. Lastly, the MCU may use instructions to
read special data from these memory blocks. The
following sections describe these READ functions.
READ Memory Contents.
Primary Flash memo-
ry and secondary Flash memory are placed in the
READ Mode after Power-up, chip reset, or a
Reset Flash instruction (see Table 60, page 77).
The MCU can read the memory contents of the pri-
mary Flash memory or the
secondary Flash mem-
ory by using READ operations any time the READ
operation is not part of an instruction.
READ Memory Sector Protection Status.
The
primary Flash memory Sector Protection Status is
read with an instruction composed of 4 operations:
3 specific WRITE operations and a READ opera-
tion (see Table 60). During the READ operation,
address Bits A6, A1, and A0 must be '0,' '1,' and
'0,' respectively, while Sector Select (FS0-FS3 or
CSBOOT0-CSBOOT1) designates the Flash
memory sector whose protection has to be veri-
fied. The READ operation produces 01h if the
Flash memory sector is protected, or 00h if the
sector is not protected.
The sector protection status for all NVM blocks
(primary Flash memory or secondary Flash mem-
ory) can also be read by the MCU accessing the
Flash Protection registers in PSD I/O space. See
the section entitled
“
Flash Memory Sector Pro-
tect,
”
page 83, for register definitions.
Reading the Erase/Program Status Bits.
The
Flash memory provides several status bits to be
used by the MCU to confirm the completion of an
Erase or Program cycle of Flash memory. These
status bits minimize the time that the MCU spends
performing these tasks and are defined in Table
61, page 79. The status bits can be read as many
times as needed.
For Flash memory, the MCU can perform a READ
operation to obtain these status bits while an
Erase or Program instruction is being executed by
the embedded algorithm. See the section entitled
“
Programming Flash Memory,
”
page 80, for de-
tails.
Data Polling Flag (DQ7).
When erasing or pro-
gramming in Flash memory, the Data Polling Flag
Bit (DQ7) outputs the complement of the bit being
entered for programming/writing on the DQ7 Bit.
Once the Program instruction or the WRITE oper-
ation is completed, the true logic value is read on
the Data Polling Flag Bit (DQ7) (in a READ opera-
tion).
–
Data Polling is effective after the fourth WRITE
pulse (for a Program instruction) or after the
sixth WRITE pulse (for an Erase instruction). It
must be performed at the address being pro-
grammed or at an address within the Flash
memory sector being erased.
–
During an Erase cycle, the Data Polling Flag Bit
(DQ7) outputs a '0.' After completion of the cy-
cle, the Data Polling Flag Bit (DQ7) outputs the
last bit programmed (it is a '1' after erasing).
–
If the byte to be programmed is in a protected
Flash memory sector, the instruction is ignored.
–
If all the Flash memory sectors to be erased are
protected, the Data Polling Flag Bit (DQ7) is re-
set to '0' for about 100μs, and then returns to the
previous addressed byte. No erasure is per-
formed.
相關PDF資料 |
PDF描述 |
|---|---|
| uPSD3253AV-24T1T | Flash Programmable System Devices with 8032 Microcontroller Core |
| UPSD3253B | Two and Three Channel Codewheels |
| UPSD3253BV | Flash Programmable System Devices with 8032 Microcontroller Core |
| uPSD3254B-24T1T | Flash Programmable System Devices with 8032 Microcontroller Core |
| uPSD3254B-40T6T | Flash Programmable System Devices with 8032 Microcontroller Core |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| uPSD3251MEB | 制造商:P&S 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core 制造商:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core |
| UPSD3253 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core and 256Kbit SRAM |
| UPSD3253A-24T1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core |
| UPSD3253A-24T1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core |
| UPSD3253A-24T6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core |
發(fā)布緊急采購，3分鐘左右您將得到回復。