參數(shù)資料
型號(hào): uPSD3251
廠商: 意法半導(dǎo)體
英文描述: Flash Programmable System Devices with 8032 Microcontroller Core(帶8032微控制器內(nèi)核的Flash可編程系統(tǒng)設(shè)備)
中文描述: 閃存可編程系統(tǒng)設(shè)備與8032微控制器內(nèi)核(帶8032微控制器內(nèi)核的閃存可編程系統(tǒng)設(shè)備)
文件頁數(shù): 39/128頁
文件大小: 1566K
代理商: UPSD3251
39/128
μPSD3251F
Table 23. Description of the IPA Bits
How Interrupts are Handled
The interrupt flags are sampled at S5P2 of every
machine cycle. The samples are polled during fol-
lowing machine cycle. If one of the flags was in a
set condition at S5P2 of the preceding cycle, the
polling cycle will find it and the interrupt system will
generate an LCALL to the appropriate service rou-
tine, provided this H/W generated LCALL is not
blocked by any of the following conditions:
An interrupt of equal priority or higher priority
level is already in progress.
The current machine cycle is not the final cycle
in the execution of the instruction in progress.
The instruction in progress is RETI or any ac-
cess to the interrupt priority or interrupt enable
registers.
The polling cycle is repeated with each machine
cycle, and the values polled are the values that
were present at S5P2 of the previous machine cy-
cle.
Note:
If an interrupt flag is active but being re-
sponded to for one of the above mentioned condi-
tions, if the flag is still inactive when the blocking
condition is removed, the denied interrupt will not
be serviced. In other words, the fact that the inter-
rupt flag was once active but not serviced is not re-
membered. Every polling cycle is new.
The processor acknowledges an interrupt request
by executing a hardware generated LCALL to the
appropriate service routine. The hardware gener-
ated LCALL pushes the contents of the Program
Counter on to the stack (but it does not save the
PSW) and reloads the PC with an address that de-
pends on the source of the interrupt being vec-
tored to as shown in Table 24.
Execution proceeds from that location until the
RETI instruction is encountered. The RETI instruc-
tion informs the processor that the interrupt routine
is no longer in progress, then pops the top two
bytes from the stack and reloads the Program
Counter. Execution of the interrupted program
continues from where it left off.
Note:
A simple RET instruction would also return
execution to the interrupted program, but it would
have left the interrupt control system thinking an
interrupt was still in progress, making future inter-
rupts impossible.
Table 24. Vector Addresses
Bit
Symbol
Function
7
Not used
6
Not used
5
Not used
4
PS2
2nd USART Interrupt priority level
3
Not used
2
Not used
1
PI2C
I
2
C Interrupt priority level
0
Not used
Source
Vector Address
Int0
0003h
2nd USART
004Bh
Timer 0
000Bh
I
2
C
0043h
Int1
0013h
Timer 1
001Bh
1st USART
0023h
Timer 2+EXF2
002Bh
相關(guān)PDF資料
PDF描述
uPSD3253AV-24T1T Flash Programmable System Devices with 8032 Microcontroller Core
UPSD3253B Two and Three Channel Codewheels
UPSD3253BV Flash Programmable System Devices with 8032 Microcontroller Core
uPSD3254B-24T1T Flash Programmable System Devices with 8032 Microcontroller Core
uPSD3254B-40T6T Flash Programmable System Devices with 8032 Microcontroller Core
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
uPSD3251MEB 制造商:P&S 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core 制造商:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core
UPSD3253 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core and 256Kbit SRAM
UPSD3253A-24T1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3253A-24T1T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3253A-24T6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core