2004 Mar 22
12
Philips Semiconductors
Objective specification
Low speed CAN/LIN system basis chip
UJA1061
mce624
NORMAL
V1: ON
SYSINH: HIGH
V3: ON/OFF/cyclic
INH: HIGH/floating
CAN: active/auto
LIN: active
watchdog: window
EN: HIGH/LOW
FLASH
V1: ON
SYSINH: HIGH
V3: ON/OFF/cyclic
INH: HIGH/floating
CAN: active/auto
LIN: active
watchdog: time-out
EN: HIGH/LOW
STANDBY
V1: ON
SYSINH: HIGH
V3: ON/OFF/cyclic
INH: HIGH/floating
CAN: auto
LIN: off-line
watchdog: time-out/OFF
EN: HIGH/LOW
START-UP
V1: ON
SYSINH: HIGH
V3: ON/OFF/cyclic
INH: HIGH/floating
CAN: auto
LIN: off-line
watchdog: start-up
EN: LOW
RESTART
V1: ON
SYSINH: HIGH
V3: ON/OFF/cyclic
INH: floating
CAN: auto
LIN: off-line
watchdog: start-up
EN: LOW
FAIL-SAFE
V1: OFF
SYSINH: HIGH/floating
V3: unchanged
INH: floating
CAN: auto
LIN: off-line
watchdog: OFF
RSTN: LOW
EN: LOW
SLEEP
V1: OFF
SYSINH: HIGH/floating
V3: ON/OFF/cyclic
INH: floating
CAN: auto
LIN: off-line
watchdog: time-out/OFF
EN: LOW
out of Start-up/Restart/Sleep
wrong mode register code
OR interrupt ignored > 256 ms
OR (watchdog OFF AND IV > IV1(min) with reset option)
OR (watchdog time-out with reset option)
OR (Wake-up with reset option)
AND mode change
via SPI to Sleep with pending wake-up
user defined
reset pulse at pin RSTN
RSTN externally forced
falling edge
V3: unchanged
INH: floating
Flash entry =
disabled
out of
Normal/Standby/
Flash mode only
out of
Normal/Standby/
Flash mode only
V1 is active
AND V1 undervoltage
RSTN: LOW
INH: floating
BAT and GND connected
first time
long reset pulse at pin RSTN
V3: OFF
INH: floating
RSTN falling edge
OR (t > 256 ms and SDM = logic 0)
OR (wrong mode register code
AND SDM = logic 0)
OR SPI clock count < OR > 16
OR RSTN = LOW > 256 ms
OR (RSTN = HIGH AND V1 undervoltage)
(RSTN falling edge AND SDM = logic 0)
OR (t > 256 ms AND SDM = logic 0)
OR wrong mode register code
OR SPI clock count < OR > 16
Flash entry disabled
long reset pulse at pin RSTN
event
action
watchdog
trigger
mode change
via SPI
RSTN forced LOW
watchdog
trigger
mode change
via SPI
mode change
via SPI
mode change
via SPI
RSTN forced LOW
watchdog
trigger
init Normal mode
via SPI
successful
Flash entry = disabled
init Flash mode
via SPI
AND Flash entry enabled
Flash entry = disabled
wrong mode register code
OR [SDM = logic 0
AND (watchdog overflow
OR interrupt ignored > 256 ms)]
user defined
reset pulse at pin RSTN
init Normal mode
via SPI
successful
oscillator
fail
(RSTN = HIGH AND
RSTN driven LOW AND
SDM = logic 0) > 128 ms
Flash entry enabled
via mode sequence 111/001/111
OR wrong mode register code
OR [SDM = logic 0
AND (watchdog trigger too early
OR watchdog overflow
OR interrupt ignored > 256 ms)]
OR mode change
via SPI to Sleep with pending wake-up
user defined
reset pulse at pin RSTN
watchdog time-out
OR Wake-up
OR V3 overload
user defined
reset pulse at pin RSTN
Wake-up AND
recovered osc fail
long reset pulse at pin RSTN
reset code = Wake-up out
of fall-safe
(V1 is active AND
V1 undervoltage > 256 ms)
OR (V1 OK AND
RSTN = LOW > 256 ms)
Flash entry = disabled
Fig.3 Main state diagram UJA1061.
SDM = logic 0 represents the normal watchdog behaviour.