- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄365431 > S70WS512N00BFWAB2 (Spansion Inc.) Same-Die Stacked Multi-Chip Product (MCP) 512 Megabit (32M x 16 bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst-mode Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | S70WS512N00BFWAB2 |
| 廠(chǎng)商： | Spansion Inc. |
| 英文描述： | Same-Die Stacked Multi-Chip Product (MCP) 512 Megabit (32M x 16 bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst-mode Flash Memory |
| 中文描述： | 同硅晶片堆疊多芯片產(chǎn)品（MCP）的512兆位（32兆× 16位）的CMOS 1.8伏，只有同時(shí)讀/寫(xiě)，突發(fā)模式閃存 |
| 文件頁(yè)數(shù)： | 59/93頁(yè) |
| 文件大?。?/td> | 846K |
| 代理商： | S70WS512N00BFWAB2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)當(dāng)前第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)
60
S70WS512N00 Based MCPs
S70WS512N00_00_A0 March 14, 2005
A d v a n c e I n f o r m a t i o n
10 Power Conservation Modes
10.1
Standby Mode
When the system is not reading or writing to the device, it can place the device in the standby
mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the
high impedance state, independent of the OE# input. The device enters the CMOS standby mode
when the CE# and RESET# inputs are both held at V
CC
± 0.2 V. The device requires standard
access time (t
CE
) for read access, before it is ready to read data. If the device is deselected during
erasure or programming, the device draws active current until the operation is completed. I
CC3
in
DC Characteristics
represents the standby current specification
10.2
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device energy consumption while in asynchronous
mode. the device automatically enables this mode when addresses remain stable for t
ACC
+ 20
ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Stan-
dard address access timings provide new data when addresses are changed. While in sleep mode,
output data is latched and always available to the system. While in synchronous mode, the auto-
matic sleep mode is disabled. Note that a new burst operation is required to provide new data.
I
CC6
in
DC Characteristics
represents the automatic sleep mode current specification.
10.3
Hardware RESET# Input Operation
The RESET# input provides a hardware method of resetting the device to reading array data.
When RESET# is driven low for at least a period of t
RP
, the device immediately terminates any
operation in progress, tristates all outputs, resets the configuration register, and ignores all read/
write commands for the duration of the RESET# pulse. The device also resets the internal state
machine to reading array data. The operation that was interrupted should be reinitiated once the
device is ready to accept another command sequence to ensure data integrity.
When RESET# is held at V
SS
± 0.2 V, the device draws CMOS standby current (I
CC4
). If RESET#
is held at V
IL
but not within V
SS
± 0.2 V, the standby current is greater.
RESET# may be tied to the system reset circuitry and thus, a system reset would also reset the
Flash memory, enabling the system to read the boot-up firmware from the Flash memory.
10.4
Output Disable (OE#)
When the OE# input is at V
IH
, output from the device is disabled. The outputs are placed in the
high impedance state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S70WS512N00BFWAB3 | Same-Die Stacked Multi-Chip Product (MCP) 512 Megabit (32M x 16 bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst-mode Flash Memory |
| S71AL016D | Stacked Multi-Chip Product (MCP) Flash Memory and RAM |
| S71AL016D02 | Stacked Multi-Chip Product (MCP) Flash Memory and RAM |
| S71AL016D02-B7 | Stacked Multi-Chip Product (MCP) Flash Memory and RAM |
| S71AL016D02BAWBF0 | Stacked Multi-Chip Product (MCP) Flash Memory and RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S70WS512N00BFWAB3 | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:Same-Die Stacked Multi-Chip Product (MCP) 512 Megabit (32M x 16 bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst-mode Flash Memory |
| S70Y | 功能描述:整流器 1600V 70A Std. Recovery RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時(shí)間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
| S70YR | 功能描述:整流器 1600V 70A REV Leads Std. Recovery RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時(shí)間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
| S-70Z | 制造商:Triad Magnetics 功能描述: |
| S710 | 功能描述:MOUNTING NUT RoHS:是 類(lèi)別:電位計(jì)，可變電阻器 >> 配件 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 附件類(lèi)型:支架 適用于相關(guān)產(chǎn)品:Bourns 3250 和 3252 系列電位計(jì) 配用:3252X-502LF-ND - TRIMMER 5K OHM 0.75W TH3252X-202LF-ND - TRIMMER 2K OHM 0.75W TH3252X-103LF-ND - TRIMMER 10K OHM 0.75W TH3252W-503LF-ND - TRIMMER 50K OHM 0.75W TH3252W-502LF-ND - TRIMMER 5K OHM 0.75W TH3252W-501LF-ND - TRIMMER 500 OHM 0.75W TH3252W-204LF-ND - TRIMMER 200K OHM 0.75W TH3252W-203LF-ND - TRIMMER 20K OHM 0.75W TH3252W-202LF-ND - TRIMMER 2K OHM 0.75W TH3252W-201LF-ND - TRIMMER 200 OHM 0.75W TH更多... 其它名稱(chēng):H26S |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。