![](http://datasheet.mmic.net.cn/260000/PM7390-BI_datasheet_15944927/PM7390-BI_576.png)
Multi-Service Access Device For Channelized Interfaces
Telecom Standard Product Data Sheet
Production
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1990823, Issue 4
576
STS-1/STM-0 and DS3 traffic can reside at any line or system timeslot not occupied by a
concatenated payload. The STS-1/STM-0/DS3 may be allocated to one of 12 available
channel numbers. For example, an STS-1/STM-0/DS3 set residing in the same stream as
system-side timeslot S1,1 must be allocated to a channel number between 0 and 11.
Likewise, a set residing in the same stream as system-side timeslot S5,1 must be allocated to
a channel number between 12 and 23. A set residing in the same steam as system-side
timeslot S9,1 must be allocated to a channel number between 24 and 35 and a set residing in
the same stream as system-side timeslot S13,1 must be allocated to a channel number
between 36 and 47.
14.11.1 Example Set-up:
The following is an example configuration for an STS-3c/STM-1 bidirectional channel residing at
line-side timeslots S4,1, S4,2, and S4,3 and system-side timeslots S4,1, S4,2, and S4,3 and
channel/PHY address 3.
1. Set RS4_1[1:0], RS4_2[1:0], and RS4_3[1:0] register bits in the S/UNI-MACH48 Receive
Timeslot Configuration registers (0002H – 0007H) to ‘b01 for STS-3c.
2. Set TS4_1[1:0], TS4_2[1:0], and TS4_3[1:0] register bits in the S/UNI-MACH48 Transmit
Timeslot Configuration registers (0008H – 000DH) to ‘b01 for STS-3c.
3. Set up the RXSDQ and TXSDQ as follows for PHYID = 3:
Assuming timeslots S1,1, S2,1, and S3,1 consist of STS-1 data streams with FIFO
sizes of 16 Blocks, BLOCK_PTR[4:0] for the channel in question can be calculated
to be 06H, FIFO_NUMBER[5:0] is set to 3, and FIFO_BS[1:0] is set to 0x2 (see
Section 14.13).
Set POS_SEL to logic 1 for POS/HDLC traffic or 0 for ATM traffic.
Set TXSDQ BT[4:0] and DT[7:0] to 0x3 for an ATM channel. Otherwise set them
according to the constraints described in Sections 14.15 and 14.16.
Set RXSDQ DT[7:0] to 0x3 for an ATM channel. Otherwise set them according to
the constraints described in Section 14.16.
4. Configure the RXPHY as follows:
If using the POS-PHY L3 interface, set the CALENDAR_LENGTH[6:0] value to
2FH to allow 48 calendar entries.
If using the POS-PHY L3 interface, for CALENDAR_ADDR[6:0] values of 03H,
13H, and 23H, set CALENDAR_DATA[5:0] equal to 03H. This allows the S/UNI-
MACH48 polling mechanisms to poll channel number 3 three times out of 48. The
sequence is spread out evenly amongst the 48 calendar sequences.
Set ODDPARITY to configure the parity to be generated.
Set BURST_SIZE[3:0] for PHY_ADDR[5:0] = 0x3 (see Section 14.16). If an ATM
PHY, set BURST_SIZE[3:0] to the value 0x3.
5. Configure the TXPHY as follows: