
Multi-Service Access Device For Channelized Interfaces
Telecom Standard Product Data Sheet
Production
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1990823, Issue 4
494
PLOPI
The path loss of pointer interrupt status (PLOPI) bit is an event indicator. PLOPI is set to
logic 1 to indicate any change in the status of PLOPV (entry to the LOP state or exit from the
LOP state). The interrupt status bit is independent of the interrupt enable bit. PLOPI is
cleared to logic 0 when this register is read. When the PLOPI interrupt is asserted, and if an
upstream device is not disabling the payload by writing all ‘1’s to the SPE, the user should
disable or enable data processing by setting or clearing the appropriate CH
x
_DIS bit in the
RCAS, depending on the value of PLOPV.
PAISI
The path alarm indication signal interrupt status (PAISI) bit is an event indicator. PAISI is set
to logic 1 to indicate any change in the status of PAISV (entry to the AIS_state or exit from
the AIS_state). The interrupt status bit is independent of the interrupt enable bit. PAISI is
cleared when this register is read. When the PAISI interrupt is asserted, and if an upstream
device is not disabling the payload by writing all ‘1’s to the SPE, the user should disable or
enable data processing by setting or clearing the appropriate CH
x
_DIS bit in the RCAS,
depending on the value of PAISV.
PLOPCI
The path loss of pointer concatenation interrupt status (PLOPCI) bit is an event indicator.
PLOPCI is set to logic 1 to indicate any change in the status of PLOPCV (entry to the LOPC
state or exit from the LOPC state). The interrupt status bit is independent of the interrupt
enable bit. PLOPCI is cleared to logic 0 when this register is read. When the PLOPCI
interrupt is asserted, and if an upstream device is not disabling the payload by writing all ‘1’s
to the SPE, the user should disable or enable data processing by setting or clearing the
appropriate CH
x
_DIS bit in the RCAS, depending on the value of PLOPCV.
PAISCI
The path concatenation alarm indication signal interrupt status (PAISCI) bit is an event
indicator. PAISCI is set to logic 1 to indicate any change in the status of PAISCV (entry to
the AISC_state or exit from the AISC_state). The interrupt status bit is independent of the
interrupt enable bit. PAISCI is cleared when this register is read. When the PAISCI interrupt
is asserted, and if an upstream device is not disabling the payload by writing all ‘1’s to the
SPE, the user should disable or enable data processing by setting or clearing the appropriate
CH
x
_DIS bit in the RCAS, depending on the value of PAISCV.