
Multi-Service Access Device For Channelized Interfaces
Telecom Standard Product Data Sheet
Production
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1990823, Issue 4
573
14.9.4 Custom Timeslot Mappings and Movement of Timeslots Associated With a
Channel
If the IPTI_MODE[1:0], IWTI_MODE[1:0], OPTI_MODE[1:0], or OWTI_MODE[1:0] bits are
set to ‘b00, then the corresponding STSI block will be set for customer timeslot mapping. This
permits the user to swap the position of STS-1/STM-0, STS-3c/STM-1, and STS-12c/STM-4c
channels or interface with non-standard line-side timeslot maps.
The channels must still fit into the required system-side timeslot map in a manner which is
required by a channel of such a rate. For example, an STS-3c channel which occupied line-side
timeslots S1,1 and S1,2 and S1,3 in Table 51 can be moved to system-side timeslots S7,1 and
S7,2 and S7,3 in Table 52. The analogous mapping can be done from the system-side timeslots to
the line-side timeslots.
The following procedure shows how the IWTI block can be programmed perform such a
remapping of timeslots. Page 0 of the IWTI block is configured in the example.
1. Set IWTI_MODE[1:0] equal to ‘b00.
2. For the IWTI, the base address STSI_BASE is 1800H.
3. Read BUSY in the STSI Indirect Address register at STSI_BASE + 00H. If it is logic 0,
proceed to step 4. Otherwise, poll BUSY until it is logic 0.
4. Write 0010H to the STSI Indirect Data register at STSI_BASE + 01H to set TSIN[3:0] to 1
and DINSEL[1:0] to 0. This selects the ID[1][7:0] and line-side timeslot S1,1 as the input
bus and timeslot respectively.
5. Write 0031H to the STSI Indirect Address register at STSI_BASE + 00H to set TSOUT[3:0]
to 3 and DOUTSEL[1:0] to 1. This selects the position S7,1 on the output stream and
system-side timeslot in the page 0 mapping of the IWTI.
6. Read BUSY in the STSI Indirect Address register at STSI_BASE + 00H. If it is logic 0,
proceed to step 7. Otherwise, poll BUSY until it is logic 0.
7. Write 0050H to the STSI Indirect Data register at STSI_BASE + 01H to set TSIN[3:0] to 5
and DINSEL[1:0] to 0. This selects the ID[1][7:0] and line-side timeslot S1,2 as the input
bus and timeslot respectively.
8. Write 0071H to the STSI Indirect Address register at STSI_BASE + 00H to set TSOUT[3:0]
to 7 and DOUTSEL[1:0] to 1. This selects the position S7,2 on the output stream and
system-side timeslot in the page 0 mapping of the IWTI.
9. Read BUSY in the STSI Indirect Address register at STSI_BASE + 00H. If it is logic 0,
proceed to step 10. Otherwise, poll BUSY until it is logic 0.