![](http://datasheet.mmic.net.cn/260000/PM7390-BI_datasheet_15944927/PM7390-BI_572.png)
Multi-Service Access Device For Channelized Interfaces
Telecom Standard Product Data Sheet
Production
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1990823, Issue 4
572
With such a mapping, an STS-12c/STM-4c data stream will occupy one complete stream. STS-
3c/STM-1 data streams within each STS-12/STM-4 data stream must be allocated to a set of Sx,1
and Sx,2 and Sx,3 timeslots shown in Table 52. STS-1/STM-0 data streams (and those containing
mapped DS3s) can belong in any non-STS-12c/STM-4c or non-STS-3c/STM-1 timeslot.
Note that the timeslot assignment locations between Table 51 and Table 52 are identical. Thus, if
no movement of any channels is required for sub-STS-48c/STM-16c mode (TX48C = 0 and
RX48C = 0), the IPTI_MODE[1:0], IWTI_MODE[1:0], OPTI_MODE[1:0], and
OWTI_MODE[1:0] bits in the S/UNI-MACH48 Miscellaneous register can be programmed to
bypass mode (‘b01).
Table 52 Required System-Side Timeslot Map (TX48C = 0, RX48C = 0)
System-Side Timeslots
Stream 0
S1,1
S2,1
S3,1
S4,1
S1,2
S2,2
S3,2
S4,2
S1,3
S2,3
S3,3
S4,3
Stream 1
S5,1
S6,1
S7,1
S8,1
S5,2
S6,2
S7,2
S8,2
S5,3
S6,3
S7,3
S8,3
Stream 2
S9,1
S10,1
S11,1
S12,1
S9,2
S10,2
S11,2
S12,2
S9,3
S10,3
S11,3
S12,3
Stream 3
S13,1
S14,1
S15,1
S16,1
S13,2
S14,2
S15,2
S16,2
S13,3
S14,3
S15,3
S16,3
14.9.3 Required System-Side Timeslot Map for STS-48c/STM-16c Data Streams
The required system-side Timeslot Map inside the S/UNI-MACH48 interface is shown in Table
53 for an STS-48c/STM-16c data stream. The timeslots on the left side of Table 53 precede the
timeslots on the right.
Payload bytes from the SONET/SDH stream are labeled by Sx,y. Within Sx,y, the STS-3/STM-1
number is given by ‘x’ and the column number within the STS-3/STM-1 is given by ‘y’. This
gives a common reference to the line-side timeslot map given by Table 51.
Streams 0 to 3 now no longer represent separate STS-12/STM-4 data streams. Instead, they
combine to form a single stream which is 4 times as wide as the STS-12/STM-4 streams shown in
Table 52.
Mapping from the standard line-side timeslot mapping shown in Table 51 to the STS-48c/STM-
16c system-side timeslot mapping shown in Table 53 can be done by setting the
IPTI_MODE[1:0] and IWTI_MODE[1:0] bits to ‘b10 and the OPTI_MODE[1:0] and
OWTI_MODE[1:0] bits to ‘b11in the S/UNI-MACH48 Miscellaneous register.
Table 53 Required System-Side Timeslot Map (TX48C = 1, RX48C = 1)
System-Side Timeslots
Stream 0
S1,1
S5,1
S9,1
S13,1
S1,2
S5,2
S9,2
S13,2
S1,3
S5,3
S9,3
S13,3
Stream 1
S2,1
S6,1
S10,1
S14,1
S2,2
S6,2
S10,2
S14,2
S2,3
S6,3
S10,3
S14,3
Stream 2
S3,1
S7,1
S11,1
S15,1
S3,2
S7,2
S11,2
S15,2
S3,3
S7,3
S11,3
S15,3
Stream 3
S4,1
S8,1
S12,1
S16,1
S4,2
S8,2
S12,2
S16,2
S4,3
S8,3
S12,3
S16,3