
386
CHAPTER 14 DTP/EXTERNAL INTERRUPT CIRCUIT
Reference:
When the detection signal set in the request level setting register (ELVR) is input to an
external interrupt input pin (INT7 to INT0), the external interrupt request flag bit (EIRR: ER7
to ER0) of the corresponding pin is set to "1" regardless of the setting in the DTP/interrupt
enable register (ENIR).
Table 14.4-4 Function Description of Each Bit of the Request Level Setting Register (ELVR)
Bit name
Function
Bit15
LB7:
External interrupt
request detection
condition setting bit
This bit is used to set the detection condition (level or edge) for
interrupt requests from the signal input to the external interrupt input
pin (INT7).
bit14
LA7:
bit13
LB6:
This bit is used to set the detection condition (level or edge) for
interrupt requests from the signal input to the external interrupt input
pin (INT6).
bit12
LA6:
bit11
LB5:
This bit is used to set the detection condition (level or edge) for
interrupt requests from the signal input to the external interrupt input
pin (INT5).
bit10
LA5:
bit9
LB4:
This bit is used to set the detection condition (level or edge) for
interrupt requests from the signal input to the external interrupt input
pin (INT4).
bit8
LA4:
bit7
LB3:
This bit is used to set the detection condition (level or edge) for
interrupt requests from the signal input to the external interrupt input
pin (INT3).
bit6
LA3:
bit5
LB2:
This bit is used to set the detection condition (level or edge) for
interrupt requests from the signal input to the external interrupt input
pin (INT2).
bit4
LA2:
bit3
LB1:
This bit is used to set the detection condition (level or edge) for
interrupt requests from the signal input to the external interrupt input
pin (INT1).
bit2
LA1:
bit1
LB0:
This bit is used to set the detection condition (level or edge) for
interrupt requests from the signal input to the external interrupt input
pin (INT0).
bit0
LA0: