
380
CHAPTER 14 DTP/EXTERNAL INTERRUPT CIRCUIT
Table 14.4-1 Function Description of Each Bit of the DTP/Interrupt Cause Register (EIRR)
Bit name
Function
bit15
ER7:
External
interrupt
request flag bit
This bit is a flag that requests an interrupt.
This bit is set to "1" when the level or edge signal set in the external
interrupt request detection condition setting bit (LB7, LA7) of the request
level setting register (ELVR) is detected in the external interrupt input
pin (INT7).
When this bit is set to "1" while the external interrupt request enable bit
(EN7) of the DTP/external interrupt enable register (ENIR) is set to "1",
an interrupt request is output.
When this bit is "0", the interrupt request is cleared.
When this bit is "1", operation is not affected.
bit14
ER6:
This bit is a flag that requests an interrupt.
This bit is set to "1" when the level or edge signal set in the external
interrupt request detection condition setting bit (LB6, LA6) of the request
level setting register (ELVR) is detected in the external interrupt input
pin (INT6).
When this bit is set to "1" while the external interrupt request enable bit
(EN6) of the DTP/external interrupt enable register (ENIR) is set to "1",
an interrupt request is output.
When this bit is "0", the interrupt request is cleared.
When this bit is "1", operation is not affected.
bit13
ER5:
This bit is a flag that requests an interrupt.
This bit is set to "1" when the level or edge signal set in the external
interrupt request detection condition setting bit (LB5, LA5) of the request
level setting register (ELVR) is detected in the external interrupt input
pin (INT5).
When this bit is set to "1" while the external interrupt request enable bit
(EN5) of the DTP/external interrupt enable register (ENIR) is set to "1",
an interrupt request is output.
When this bit is "0", the interrupt request is cleared.
When this bit is "1", operation is not affected.
bit12
ER4:
This bit is a flag that requests an interrupt.
This bit is set to "1" when the level or edge signal set in the external
interrupt request detection condition setting bit (LB4, LA4) of the request
level setting register (ELVR) is detected in the external interrupt input
pin (INT4).
When this bit is set to "1" while the external interrupt request enable bit
(EN4) of the DTP/external interrupt enable register (ENIR) is set to "1",
an interrupt request is output.
When this bit is "0", the interrupt request is cleared.
When this bit is "1", operation is not affected.