
99
5.3 Low Power Consumption Mode Control Register (LPMCR)
Table 5.3-1 Function Description of Each Bit of the Low Power Consumption Mode Control Register
(LPMCR)
Bit name
Function
bit 7
STP:
Stop bit
This bit selects the stop mode.
When this bit is set to "1", the microcontroller enters stop mode.
When this bit is set to "0", there is no effect on operation.
An external reset or the output of a hardware interrupt resets this bit to "0".
The read value of this bit is "0".
bit 6
SLP:
Sleep bit
This bit selects sleep mode.
When this bit is set to "1", the microcontroller enters sleep mode.
When this bit is set to "0", there is no effect on operation.
An external reset or the output of a hardware interrupt resets this bit to "0".
The read value of this bit is "0".
bit 5
SPL:
Pin state setting
bit valid in
timebase timer
mode or stop
mode)
This bit selects a terminal status in timebase timer mode or stop mode.
When this bit is set to "0", an I/O pin has a retained level.
When this bit is set to "1", an I/O pin has high impedance.
An external reset resets this bit to "0".
bit 4
RST:
Internal reset
signal generation
bit
This bit selects an internal reset.
When this bit is set to "0", an internal reset signal of three machine cycles is
generated.
When this bit is set to "1", there is no effect on operation.
The read value of this bit is "1".
bit 3
TMD:
Timebase timer
mode bit
This bit selects the switching to timebase timer mode.
When this bit is set to "0", the microcontroller enters timebase timer mode.
When this bit is set to "1", there is no effect on operation.
An external reset or the output of a timebase timer interrupt initializes this bit
to "1".
The read value of this bit is "1".
bit 2
bit 1
CG1, CG0:
CPU halt clock
pulses selection
bits
These bits set the number of CPU halt clock pulses in CPU intermittent
operation mode.
The clock supplied to the CPU is stopped for the specified number of clock
cycles every time after an instruction is executed.
These bits select one of the four clock pulses.
A reset initializes these bits to "00B".
bit 0
RESV:
Reserved bit
This bit must be set to "0".