
9397 750 13258
Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 — 12 January 2005
90 of 158
Philips Semiconductors
ISP1761
Hi-Speed USB OTG controller
2. Set the corresponding bits of the OTG Interrupt Enable Rise and OTG Interrupt
Enable Fall registers.
3. Set bit OTG_IRQ_E of the HcInterruptEnable register (bit 10).
4. Set bit GLOBAL_INTR_EN of the HW Mode Control register (bit 0).
When an interrupt is generated on HC_IRQ, perform these steps in the interrupt service
routine to get the related OTG status:
1. Read the HcInterrupt register. If OTG_IRQ (bit 10) is set, then step 2.
2. Read the OTG Interrupt Latch register. If any of the bits 0 to 4 are set, then step 3.
3. Read the OTG Status register.
The OTG state machine routines are called when any of the inputs is changed. These
inputs come from either OTG registers (hardware) or application program (software). The
outputs of the state machine include control signals to the OTG register (for hardware)
and states or error codes (for software).
The ISP1761 can be configured in OTG mode or in pure host or peripheral mode.
Programming the ISP1761 in OTG mode is done by setting bit 10 of the OTG control
register. This will enable OTG-specific mechanisms controlled by the OTG control register
bits.
When the OTG protocol is not implemented by the software, the ISP1761 can be used as
a host or a peripheral. In this case, bit 10 of the OTG control register will be set to logic 0.
The host or peripheral functionality is determined by bit 7 of the OTG Control register.
Programming of the OTG registers is done by a SET and RESET scheme. An OTG
register has two parts: a 16-bit SET and a 16-bit RESET. Writing logic 1 in a certain
position to the SET-type dedicated 16-bit register part will set the respective bit to logic 1
while writing logic 1 to the RESET-type 16-bit dedicated register will change the
corresponding bit to logic 0.
9.5 OTG Controller registers
Table 75:
Address
037Xh—038Xh
OTG Controller-specific register overview
Register
OTG registers
Reset value
-
References
-
Table 76:
Address
Device ID registers
0370h
OTG Control register
0374h
OTG Interrupt registers
0378h
037Ch
0380h
0384h
Address mapping of registers: 32-bit data bus mode
Byte 3
Byte 2
Byte 1
Byte 0
Product ID (read only)
Vendor ID (read only)
OTG Control (clear)
OTG Control (set)
reserved
OTG Interrupt Latch (clear)
OTG Interrupt Enable Fall (clear)
OTG Interrupt Enable Rise (clear)
OTG Status (read only)
OTG Interrupt Latch (set)
OTG Interrupt Enable Fall (set)
OTG Interrupt Enable Rise (set)