參數(shù)資料
型號(hào)： ISP1761
廠商： NXP Semiconductors N.V.
英文描述： Hi-Speed Universal Serial Bus On-The-Go controller
中文描述： 高速通用串行總線和On - The - Go控制器
文件頁(yè)數(shù)： 81/158頁(yè)
文件大?。?/td> 724K
代理商： ISP1761
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)當(dāng)前第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)
9397 750 13258
Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 — 12 January 2005
81 of 158
Philips Semiconductors
ISP1761
Hi-Speed USB OTG controller
Table 74:
Bit
DW7
63 to 40
39 to 32
Start and complete split for interrupt: bit description
Symbol
Access
Description
reserved
INT_IN_7[7:0]
-
HW —
writes
-
Bytes received during
μ
SOF7, if
μ
SA[7] is set to 1 and frame number is
correct. The new value continuously overwrites the old value.
DW6
31 to 24
INT_IN_6[7:0]
HW —
writes
Bytes received during
μ
SOF6, if
μ
SA[6] is set to 1 and frame number is
correct. The new value continuously overwrites the old value.
Bytes received during
μ
SOF5, if
μ
SA[5] is set to 1 and frame number is
correct. The new value continuously overwrites the old value.
Bytes received during
μ
SOF4, if
μ
SA[4] is set to 1 and frame number is
correct. The new value continuously overwrites the old value.
Bytes received during
μ
SOF3, if
μ
SA[3] is set to 1 and frame number is
correct. The new value continuously overwrites the old value.
23 to 16
INT_IN_5[7:0]
HW —
writes
15 to 8
INT_IN_4[7:0]
HW —
writes
7 to 0
INT_IN_3[7:0]
HW —
writes
DW5
63 to 56
INT_IN_2[7:0]
HW —
writes
Bytes received during
μ
SOF2 (bits 7 to 0), if
μ
SA[2] is set to 1 and
frame number is correct. The new value continuously overwrites the old
value.
Bytes received during
μ
SOF1, if
μ
SA[1] is set to 1 and frame number is
correct. The new value continuously overwrites the old value.
Bytes received during
μ
SOF0 if
μ
SA[0] is set to 1 and frame number is
correct. The new value continuously overwrites the old value.
All bits can be set to one for every transfer. It specifies which
μ
SOF the
complete split needs to be sent. Valid only for IN. Start split (SS) and
complete split (CS) active bits—
μ
SA = 0000 0001,
μ
S CS = 0000
0100—will cause SS to execute in
μ
Frame0 and CS in
μ
Frame2.
55 to 48
INT_IN_1[7:0]
HW —
writes
47 to 40
INT_IN_0[7:0]
HW —
writes
39 to 32
μ
SCS[7:0]
SW —
writes (0 => 1)
HW —
writes
(1 => 0)
After processing
DW4
31 to 29
28 to 26
25 to 23
22 to 20
19 to 17
16 to 14
13 to 11
10 to 8
Status7[2:0]
Status6[2:0]
Status5[2:0]
Status4[2:0]
Status3[2:0]
Status2[2:0]
Status1[2:0]
Status0[2:0]
HW —
writes
HW —
writes
HW —
writes
HW —
writes
HW —
writes
HW —
writes
HW —
writes
HW —
writes
Interrupt IN or OUT status of
μ
SOF7
Interrupt IN or OUT status of
μ
SOF6
Interrupt IN or OUT status of
μ
SOF5
Interrupt IN or OUT status of
μ
SOF4
Interrupt IN or OUT status of
μ
SOF3
Interrupt IN or OUT status of
μ
SOF2
Interrupt IN or OUT status of
μ
SOF1
Interrupt IN or OUT status of
μ
SOF0
Bit 0 —
Transaction Error (IN and OUT)
Bit 1 —
Babble (IN token only)
Bit 2 —
underrun (OUT token only).
Specifies which
μ
SOF the start split needs to be placed.
For OUT token
: When the frame number of bits DW1(7-3) matches the
frame number of the USB bus, these bits are checked for one before
they are sent for the
μ
SOF.
For IN token
: Only
μ
SOF0,
μ
SOF1,
μ
SOF2 or
μ
SOF3 can be set to 1.
Nothing can be set for
μ
SOF4 and above.
7 to 0
μ
SA[7:0]
SW —
writes (0 => 1)
HW —
writes
(1 => 0)
After processing
相關(guān)PDF資料
PDF描述
ISP1761BE Hi-Speed Universal Serial Bus On-The-Go controller
ISP1761ET Hi-Speed Universal Serial Bus On-The-Go controller
ISP2100A Telecommunication IC
ISP2100BN4 Microprocessor
ISP2300 Controller Miscellaneous - Datasheet Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISP1761BE 功能描述:USB 接口集成電路 USB HS OTG CTRLR RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1761BE,518 功能描述:USB 接口集成電路 USB HS OTG CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1761BE,551 功能描述:USB 接口集成電路 DO NOT USE ORDER -T OR NO "-" RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1761BE,557 功能描述:USB 接口集成電路 USB HS OTG CTRLR RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1761BE518 制造商:ST-Ericsson 功能描述:IC CONTROLLER USB OTG 128LQFP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*