- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378216 > 82559 (INTEL CORP) Fast Ethernet Multifunction PCI/CARD bus controller(快速以太網(wǎng)多功能PCI/CARD 總線控制器) PDF資料下載
參數(shù)資料
| 型號： | 82559 |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Fast Ethernet Multifunction PCI/CARD bus controller(快速以太網(wǎng)多功能PCI/CARD 總線控制器) |
| 中文描述： | 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PBGA196 |
| 封裝： | 15 X 15 MM, BGA-196 |
| 文件頁數(shù)： | 68/124頁 |
| 文件大?。?/td> | 1332K |
| 代理商： | 82559 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當(dāng)前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
82559 — Networking Silicon
58
Datasheet
8.1.4
PCI Revision ID Register
The Revision ID is an 8-bit read only register with a default value of 08H for the 82559. The three
least significant bits of the Revision ID can be overridden by the ID and Revision ID fields in the
EEPROM (
Section 4.7, “Serial EEPROM Interface” on page 33
).
8.1.5
PCI Class Code Register
The Class Code register is read only and is used to identify the generic function of the device and,
in some cases, specific register level programming interface. The register is broken into three byte
size fields. The upper byte is a base class code and specifies the 82559 as a network controller, 2H.
The middle byte is a subclass code and specifies the 82559 as an Ethernet controller, 0H. The lower
byte identifies a specific register level programming interface and the 82559 always returns a 0H in
this field.
8.1.6
PCI Cache Line Size Register
In order for the 82559 to support the Memory Write and Invalidate (MWI) command, the 82559
must also support the Cache Line Size (CLS) register in PCI Configuration space. The register
supports only cache line sizes of 8 and 16 Dwords. Any value other than 8 or 16 that is written to
the register is ignored and the 82559 does not use the MWI command. If a value other than 8 or 16
is written into the CLS register, the 82559 returns all zeroes when the CLS register is read. The
figure below illustrates the format of this register.
24
Parity Error Detected
This bit indicates whether a parity error has been detected. This bit is set to
1b when the following three conditions are met:
1. The bus agent asserted PERR# itself or observed PERR# asserted.
2. The agent setting the bit acted as the bus master for the operation in
which the error occurred.
3. The Parity Error Response bit in the command register (bit 6) is set.
In the 82559, the initial value of the Parity Error Detected bit is 0b. This bit
is set until cleared by writing a 1b.
23
Fast Back-to-Back
This bit indicates a device’s ability to accept fast back-to-back transactions
when the transactions are not to the same agent. A value of 0b disables
fast back-to-back ability. A value of 1b enables fast back-to-back ability. In
the 82559, this bit is read only and is set to 1b.
20
Capabilities List
This bit indicates whether the 82559 implements a list of new capabilities
such as PCI Power Management. A value of 0b means that this function
does not implement the Capabilities List. If this bit is set to 1b, the Cap_Ptr
register provides an offset into the 82559 PCI Configuration space pointing
to the location of the first item in the Capabilities List. This bit is set only if
the power management bit in the EEPROM is set.
19:16
Reserved
These bits are reserved and should be set to 0000b.
Table 5. PCI Status Register Bits
Bits
Name
Description
7
6
5
4
3
2
1
0
0
0
0
RW
RW
0
0
0
Figure 24. Cache Line Size Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8255A-5 | PROGRAMMABLE PERIPHEAL INTERFACE |
| 8255A | IC LOGIC 3257 4-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER -40+85C SSOP-16 - OBSOLETE |
| 8255A | Programmable Peripheral Interface iAPX86 Family |
| 8255A-5 | 12-Bit, 2.7 V to 5.25 V, 1.5 MSPS Low Power ADC; Package: SOIC - Wide; No of Pins: 24; Temperature Range: Industrial |
| 82562G | Mbps Platform LAN Connect |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82-5590 | 制造商:Amphenol RF 功能描述:Connector Twinax Receptacle 0Hz to 500MHz Solder Straight Ca |
| 825590-1 | 功能描述:手工工具 HANDTOOL FOR TIMER CONT RoHS:否 制造商:Molex 產(chǎn)品:Extraction Tools 類型: 描述/功能:Extraction tool |
| 82-5590-2RFX | 功能描述:RF 連接器 FRONT MNT BH RECEPT RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型: |
| 82-5590-RFX | 功能描述:RF 連接器 BULKHEAD JACK S/CUP FRONT MOUNT RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型: |
| 825591 | 功能描述:手工工具 D.A. HANDTOOL ASSY RoHS:否 制造商:Molex 產(chǎn)品:Extraction Tools 類型: 描述/功能:Extraction tool |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。