參數(shù)資料
型號(hào): 82559
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: Fast Ethernet Multifunction PCI/CARD bus controller(快速以太網(wǎng)多功能PCI/CARD 總線控制器)
中文描述: 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PBGA196
封裝: 15 X 15 MM, BGA-196
文件頁數(shù): 66/124頁
文件大?。?/td> 1332K
代理商: 82559
82559 — Networking Silicon
56
Datasheet
8.1.2
PCI Command Register
The 82559 Command register at word address 04H in the PCI configuration space provides control
over the 82559’s ability to generate and respond to PCI cycles
.
If a 0His written to this register, the
82559 is logically disconnected from the PCI bus for all accesses except configuration accesses
.
The format of this register is shown in the figure below.
Note that bits three, five, seven, and nine are set to 0b. The table below describes the bits of the PCI
Command register.
Figure 22. PCI Command Register
Reserved
SERR# Enable
Parity Error Response
Memory Write and Invalidate Enable
Bus Master Enable
Memory Space
IO space
0
0
0
0
10
15
0
1
2
3
4
5
6
7
8
9
Table 4. PCI Command Register Bits
Bits
Name
Description
15:10
Reserved
These bits are reserved and should be set to 000000b.
8
SERR# Enable
This bit controls a device’s ability to enable the SERR# driver. A value of 0b
disables the SERR# driver. A value of 1b enables the SERR# driver. This
bit must be set to report address parity errors. In the 82559, this bit is
configurable and has a default value of 0b.
6
Parity Error Control
This bit controls a device’s response to parity errors. A value of 0b causes
the device to ignore any parity errors that it detects and continue normal
operation. A value of 1b causes the device to take normal action when a
parity error is detected. This bit must be set to 0b after RST# is asserted. In
the 82559, this bit is configurable and has a default value of 0b.
4
Memory Write and
Invalidate Enable
This bit controls a device’s ability to use the Memory Write and Invalidate
command. A value of 0b disables the device from using the Memory Write
and Invalidate Enable command. A value of 1b enables the device to use
the Memory Write and Invalidate command. In the 82559, this bit is
configurable and has a default value of 0b.
2
Bus Master
This bit controls a device’s ability to act as a master on the PCI bus. A value
of 0b disables the device from generating PCI accesses. A value of 1b
allows the device to behave as a bus master. In the 82559, this bit is
configurable and has a default value of 0b.
1
Memory Space
This bit controls a device’s response to the memory space accesses. A
value of 0b disables the device response. A value of 1b allows the device to
respond to memory space accesses. In the 82559, this bit is configurable
and its default value of 0b.
This bit controls a device’s response to the I/O space accesses
.
A value of
0b disables the device response. A value of 1b allows the device to
respond to I/O space accesses. In the 82559, this bit is configurable and
the default value of 0b.
0
I/O Space
相關(guān)PDF資料
PDF描述
8255A-5 PROGRAMMABLE PERIPHEAL INTERFACE
8255A IC LOGIC 3257 4-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER -40+85C SSOP-16 - OBSOLETE
8255A Programmable Peripheral Interface iAPX86 Family
8255A-5 12-Bit, 2.7 V to 5.25 V, 1.5 MSPS Low Power ADC; Package: SOIC - Wide; No of Pins: 24; Temperature Range: Industrial
82562G Mbps Platform LAN Connect
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82-5590 制造商:Amphenol RF 功能描述:Connector Twinax Receptacle 0Hz to 500MHz Solder Straight Ca
825590-1 功能描述:手工工具 HANDTOOL FOR TIMER CONT RoHS:否 制造商:Molex 產(chǎn)品:Extraction Tools 類型: 描述/功能:Extraction tool
82-5590-2RFX 功能描述:RF 連接器 FRONT MNT BH RECEPT RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點(diǎn)電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型:
82-5590-RFX 功能描述:RF 連接器 BULKHEAD JACK S/CUP FRONT MOUNT RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點(diǎn)電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型:
825591 功能描述:手工工具 D.A. HANDTOOL ASSY RoHS:否 制造商:Molex 產(chǎn)品:Extraction Tools 類型: 描述/功能:Extraction tool