參數(shù)資料
型號(hào): 82559
廠(chǎng)商: INTEL CORP
元件分類(lèi): 微控制器/微處理器
英文描述: Fast Ethernet Multifunction PCI/CARD bus controller(快速以太網(wǎng)多功能PCI/CARD 總線(xiàn)控制器)
中文描述: 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PBGA196
封裝: 15 X 15 MM, BGA-196
文件頁(yè)數(shù): 37/124頁(yè)
文件大小: 1332K
代理商: 82559
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)當(dāng)前第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
Networking Silicon — 82559
Datasheet
27
4.3.1.1
D0 Power State
As defined in the Network Device Class Reference Specification, the device is fully functional in
the D0 power state. In this state, the 82559 receives full power and should be providing full
functionality. In the 82559 the D0 state is partitioned into two substates, D0 Uninitialized (D0u)
and D0 Active (D0a).
D0u is the 82559’s initial power state following a power on reset event and prior to the Base
Address Registers (BARs) being accessed. While in the D0u state, the 82559 has PCI slave
functionality to support its initialization by the host and supports Wake on LAN* mode.
Initialization of the CSR, Memory, or I/O Base Address Registers in the PCI Configuration space
switches the 82559 from the D0u state to the D0a state.
In the D0a state, the 82559 provides its full functionality and consumes its nominal power. In
addition, the 82559 supports wake on link status change (see
Section 4.3.2, “Wake-up Events” on
page 31
). While it is active, the 82559 requires a nominal PCI clock signal (in other words, a clock
frequency greater than 16 MHz) for proper operation. During idle time, the 82559 supports a PCI
clock signal suspension using the Clockrun signal mechanism. The 82559 supports a dynamic
standby mode. In this mode, the 82559 is able to save almost as much power as it does in the static
power-down states. The transition to or from standby is done dynamically by the 82559 and is
transparent to the software.
4.3.1.2
D1 Power State
In order for a device to meet the D1 power state requirements, as specified in the Advanced
Configuration and Power Interface (ACPI) Specification, Revision 1.0, it must not allow bus
transmission or interrupts; however, bus reception is allowed. Therefore, device context may be lost
and the 82559 does not initiate any PCI activity. In this state, the 82559 responds only to PCI
accesses to its configuration space and system wake-up events.
The 82559 retains link integrity and monitors the link for any wake-up events such as wake-up
packets or link status change. Following a wake-up event, the 82559 asserts the PME# signal to
alert the PCI based system or the CSTSCHG signal for a CardBus system.
4.3.1.3
D2 Power State
The ACPI D2 power state is similar in functionality to the D1 power state. If the bus is in the B2
state, the 82559 will consume less current than it does in the D1 state. In addition to D1
functionality, the 82559 can provide a lower power mode with wake-on-link status change
capability. The 82559 may enter this mode if the link is down while the 82559 is in the D2 state. In
this state, the 82559 monitors the link for a transition from an invalid link to a valid link. The 82559
will not attempt to keep the link alive by transmitting idle symbols or link integrity pulses.
1
The
sub-10 mA state due to an invalid link can be enabled or disabled by a configuration bit in the
Power Management Driver Register (PMDR).
4.3.1.4
D3 Power State
In the D3 power state, the 82559 has the same capabilities and consumes the same amount of power
as it does in the D2 state. However, it enables the PCI system to be in the B3 state. If the PCI
system is in the B3 state (in other words, no PCI power is present), the 82559 provides wake-up
1. For a topology of two 82559 devices connected by a crossed twisted-pair Ethernet cable, the deep power-down mode should be disabled. If
it is enabled, the two devices may not detect each other if the operating system places them into a low power state before both nodes
become active.
相關(guān)PDF資料
PDF描述
8255A-5 PROGRAMMABLE PERIPHEAL INTERFACE
8255A IC LOGIC 3257 4-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER -40+85C SSOP-16 - OBSOLETE
8255A Programmable Peripheral Interface iAPX86 Family
8255A-5 12-Bit, 2.7 V to 5.25 V, 1.5 MSPS Low Power ADC; Package: SOIC - Wide; No of Pins: 24; Temperature Range: Industrial
82562G Mbps Platform LAN Connect
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82-5590 制造商:Amphenol RF 功能描述:Connector Twinax Receptacle 0Hz to 500MHz Solder Straight Ca
825590-1 功能描述:手工工具 HANDTOOL FOR TIMER CONT RoHS:否 制造商:Molex 產(chǎn)品:Extraction Tools 類(lèi)型: 描述/功能:Extraction tool
82-5590-2RFX 功能描述:RF 連接器 FRONT MNT BH RECEPT RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點(diǎn)電鍍:Gold 阻抗: 端接類(lèi)型:Solder 主體類(lèi)型:Straight Bulkhead 電纜類(lèi)型:
82-5590-RFX 功能描述:RF 連接器 BULKHEAD JACK S/CUP FRONT MOUNT RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點(diǎn)電鍍:Gold 阻抗: 端接類(lèi)型:Solder 主體類(lèi)型:Straight Bulkhead 電纜類(lèi)型:
825591 功能描述:手工工具 D.A. HANDTOOL ASSY RoHS:否 制造商:Molex 產(chǎn)品:Extraction Tools 類(lèi)型: 描述/功能:Extraction tool