![](http://datasheet.mmic.net.cn/Exar-Corporation/XRT79L71IB-F_datasheet_100145/XRT79L71IB-F_539.png)
PRELIMINARY
XRT79L71
524
REV. P2.0.0
1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMERLIU COMBO - CC/HDLC ARCHITECTURE
Setting Bit 4 (LOS Defect Declared) within the Receive E3 Configuration and Status Register # 2 to "1" as
depicted below.
The Receive E3 Framer block will also generate the Change of LOS Defect Condition Interrupt request by
asserting the Interrupt Output pin (e.g., by pulling it "Low") and setting Bit 1 (Change in LOS Defect Condition
Interrupt Status), within the Receive E3 Interrupt Status Register # 1 to "1" as depicted below.
NOTE:
The LOS Defect Declaration Criteria for the Receive DS3/E3 LIU Block will be discussed in SEE”THE LOS 6.3.2.3.2
Clearing the LOS Defect Condition
The Receive E3 Framer block will clear the LOS Defect condition when both of the following conditions are
met.
a. When the Receive E3 Framer block while declaring the LOS Defect condition receive a stream of 32
consecutive E3 bits, which does not contain a string of four (4) consecutive "0s".
b. When the Receive DS3/E3 LIU Block clear the LOS defect condition.
The Receive E3 Framer block will indicate that it is clearing the LOS defect condition by:
Setting Bit 4 (LOS Defect Declared) within the Receive E3 Configuration and Status Register # 2 to "0" as
depicted below.
The Receive E3 Framer block will also generate the Change of LOS Defect Condition interrupt by asserting the
Interrupt Output pin (e.g., by pulling it "Low"), and setting Bit 1 (Change in LOS Defect Condition Interrupt
Status), within the Receive E3 Configuration and Status Register # 2 to "1" as illustrated below.
Receive E3 Configuration and Status Register # 2 - G.832 (Direct Address = 0x1111)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Receive LOF
Algo
LOF Defect
Declared
OOF Defect
Declared
LOS Defect
Declared
AIS Defect
Declared
RxPLD
Unstab
RxTMark
FERF Defect
Declared
R/W
R/O
0
1
0
Receive E3 Interrupt Status Register # 1 - G.832 (Direct Address = 0x1114)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
Change in
SSM MSG
Interrupt
Status
Change in
SSM OOS
Interrupt
Status
COFA
Interrupt
Status
Change in
OOF Defect
Condition
Interrupt
Status
Change in
LOF Defect
Condition
Interrupt
Status
Change in
LOS Defect
Condition
Interrupt
Status
Change in
AIS Defect
Condition
Interrupt
Status
R/O
RUR
0
1
0
Receive E3 Configuration and Status Register # 2 - G.832 (Direct Address = 0x1111)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Receive LOF
Algo
LOF Defect
Declared
OOF Defect
Declared
LOS Defect
Declared
AIS Defect
Declared
RxPLD
Unstab
RxTMark
FERF Defect
Declared
R/W
R/O
0