參數資料
| 型號： | XRT82L24AIV-F |
| 廠商： | Exar Corporation |
| 文件頁數： | 1/39頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU E1 QAUD 100TQFP |
| 標準包裝： | 90 |
| 類型： | 線路接口裝置（LIU） |
| 驅動器/接收器數： | 4/4 |
| 規(guī)程： | E1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應商設備封裝： | 100-TQFP（14x14） |
| 包裝： | 托盤 |
| 其它名稱： | XRT82L24AIV-F-ND |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
Exar Corporation 48720 Kato Road, Fremont CA, 94538 (510) 668-7000 FAX (510) 668-7017 www.exar.com
á
XRT82L24A
QUAD E1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
AUGUST 2004
REV. 1.1.2
GENERAL DESCRIPTION
The XRT82L24A is a fully integrated Quad (four chan-
nels) short-haul line interface unit for E1(2.048Mbps)
75
or 120 applications. Each channel consists of a
receiver with equalizer for reliable data and clock re-
covery, and a transmitter which accepts either single
or dual-rail digital inputs for signal transmission to the
line using a low output impedance line driver. The de-
vice also includes a crystal-less jitter attenuator
which, depending on system requirements, can be
selected in the receive or transmit path through the
Host or Hardware Mode control.
XRT82L24A is a low power CMOS device operating
on a single 3.3V supply with 5V tolerant digital inputs.
FEATURES
Fully integrated quad, short-haul PCM transceivers
for E1 applications.
On Chip Receive Equalizer and Transmit Pulse
Shaper for CEPT 75
and 120 line terminations
On chip clock recovery circuit
Transformer or capacitor coupled receiver inputs
Crystal-less jitter attenuator can be selected in the
transmit or receive path
High receiver interference immunity
Per-channel transmit power shutdown
Tri-state transmit output capability
On chip per-channel driver failure monitoring circuit
On chip HDB3/B8ZS/AMI encoder/decoder func-
tions
Supports Gapped Clock for Multiplexer Mapper
Applications
Transmit return loss meets or exceeds ETSI 300
166 standard
Meets or exceeds specifications in ITU G.703,
G.775, G.736 and G.823; ETSI 300-166
Meets or exceeds G.783 and G.823 Jitter Specifi-
cations
3.3V or 5.0V Logic level inputs
Single +3.3V Supply Operation
New Patent# 6,313,671B1 Low Power IC I/O Buffer
APPLICATIONS
Digital cross connects (DSX-1)
Channel Banks
High speed data transmission line cards
E1 Multiplexer
Public switching systems and PBX interfaces
FIGURE 1. BLOCK DIAGRAM OF THE XRT82L24A E1 LIU (HOST MODE)
HDB3
Encoder
MUX
Tx/Rx Jitter
Attenuator
Tx Timing
Control
Tx Pulse
Shaper
MUX
Line
Driver
Tx/Rx Jitter
Attenuator
Timing & Data
Recovery
Peak
Detector
& Slicer
Rx
Equalizer
LOS
Detect
HDB3
Decoder
Clock
Generator
MClk
TVDD_n
TTIP_n
TRing_n
TGND_n
Enable/
Disable
RTIP_n
RRing_n
Remote
LoopBack
Local
Analog
LoopBack
Digital
LoopBack
Driver
Monitor
Channel 0
Channel 1
Channel 2
Channel 3
HW/HOST
P Controller & Hardware Interface
ADD [0:3]
D[0:7]
WR_R/W/TxOFF_0
ALE_AS/TxOFF_2
CS/TxOFF_3
RD_DS/TxOFF_1
Test
TxClk_n/RZData_n
TxPOS_n/TDATA_n
TxNEG_n
RxClk_n
RxPOS_n/RDATA_n
RxNEG_n/LCV_n
RxLOS_n
INT
RDY_DTACK
PClk/Codes
PTS1/ClkE
PTS2/SR_DR
Reset
ICT
相關PDF資料 |
PDF描述 |
|---|---|
| XRT83D10IW | IC LIU T1/E1 SGL 28SOJ |
| XRT83L30IV-F | IC LIU LH/SH T1/E1 SGL 64TQFP |
| XRT83L314IB-L | IC LIU T1/E1/J1 14CH 304TBGA |
| XRT83L34IV-F | IC LIU T1/E1/J1 QUAD 128TQFP |
| XRT83L38IB-F | IC LIU T1/E1/J1 OCTAL 225BGA |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XRT82L24ES | 功能描述:界面開發(fā)工具 Evaluation Board for XRT82L24 Series RoHS:否 制造商:Bourns 產品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XRT82L24IV | 制造商:EXAR 制造商全稱:EXAR 功能描述:QUAD E1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT82L34IV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| XRT83D10 | 制造商:EXAR 制造商全稱:EXAR 功能描述:SINGLE CHANNEL DS1/CEPT LINE INTERFACE UNIT |
| XRT83D10ES | 功能描述:外圍驅動器與原件 - PCI 1 CHT1/E1LIUSH RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。