- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1977 > XRT82L24AIV-F (Exar Corporation)IC LIU E1 QAUD 100TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT82L24AIV-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 18/39頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU E1 QAUD 100TQFP |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動(dòng)器/接收器數(shù)： | 4/4 |
| 規(guī)程： | E1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-TQFP（14x14） |
| 包裝： | 托盤 |
| 其它名稱： | XRT82L24AIV-F-ND |
á
XRT82L24A
QUAD E1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
REV. 1.1.2
23
TABLE 8: MICROPROCESSOR INTERFACE SIGNAL
D[7:0]
Data Input (Output): 8 bits bi-directional data bus for register access.
ADD[3:0]
Address Input: 4 bit address to select internal register location.
PTS1
PTS2
Processor Type Select:
PCLK
Process Clock Input: Input clock for synchronous microprocessor operation. Maximum clock speed is
16MHz. This pin is internally pulled up for asynchronous microprocessor operation if no clock is present.
ALE_AS
Address Latch Input (Address Strobe): With Intel bus timing, the address inputs are latched into the inter-
nal register on the falling edge of ALE. When configured in Motorola bus timing, the address inputs are
latched into the internal register on the falling edge of AS.
CS
Chip Select Input: This signal must be low in order to access the parallel port.
RD_DS
Read Input (Data Strobe): With Intel bus timing, a low pulse on RD selects a read operation when CS pin
is low. When configured in Motorola bus timing, a low pulse on DS indicates a read or write operation
when CS pin is low.
WR_R/W
Write Input (Read/Write): With Intel bus timing, a low pulse on WR selects a write operation when CS pin
is low. When configured in Motorola bus timing, a high pulse on R/W selects a read operation and a low
pulse on R/W selects a write operation when CS pin is low.
RDY_DTACK Ready Output (Data Transfer Acknowledge Output): With Intel bus timing, RDY is asserted high to indi-
cate the device has completed a read or write operation. When configured in Motorola bus timing, DTACK
is asserted low to indicate the device has completed a read or write operation.
INT
Interrupt Output: This pin is asserted low to indicate an interrupt caused by an alarm condition in the
device status registers. The activation of this pin can be blocked by the interrupt status register bit.
8HC11,8081,80C188 (async.)
Motorola 68K (async.)
Intel x86 (sync.)
Intel i906,Motorola 860 (sync.)
PTS1
0
1
0
1
PTS2
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT83D10IW | IC LIU T1/E1 SGL 28SOJ |
| XRT83L30IV-F | IC LIU LH/SH T1/E1 SGL 64TQFP |
| XRT83L314IB-L | IC LIU T1/E1/J1 14CH 304TBGA |
| XRT83L34IV-F | IC LIU T1/E1/J1 QUAD 128TQFP |
| XRT83L38IB-F | IC LIU T1/E1/J1 OCTAL 225BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT82L24ES | 功能描述:界面開發(fā)工具 Evaluation Board for XRT82L24 Series RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XRT82L24IV | 制造商:EXAR 制造商全稱:EXAR 功能描述:QUAD E1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT82L34IV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| XRT83D10 | 制造商:EXAR 制造商全稱:EXAR 功能描述:SINGLE CHANNEL DS1/CEPT LINE INTERFACE UNIT |
| XRT83D10ES | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 1 CHT1/E1LIUSH RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。