- 您現在的位置：買賣IC網 > PDF目錄374986 > XC3S1000 (Xilinx, Inc.) Spartan-3 FPGA Family: Complete Data Sheet PDF資料下載
參數資料
| 型號： | XC3S1000 |
| 廠商： | Xilinx, Inc. |
| 英文描述： | Spartan-3 FPGA Family: Complete Data Sheet |
| 中文描述： | 的Spartan - 3 FPGA系列：完整的數據手冊 |
| 文件頁數： | 99/198頁 |
| 文件大?。?/td> | 1605K |
| 代理商： | XC3S1000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁當前第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁
Spartan-3 FPGA Family: Pinout Descriptions
DS099-4 (v1.6) January 17, 2005
Product Specification
www.xilinx.com
13
R
M2, M1, M0: Configuration Mode Selection
These inputs select the mode to configure the FPGA. The
logic levels applied to the mode pins are sampled on the ris-
ing edge of INIT_B.
In user mode, after configuration successfully completes,
any levels applied to these input are ignored. Each of the
bitstream generator options M0Pin, M1Pin, and M2Pin
determines whether a weak pull-up resistor, weak pull-down
resistor, or no resistor is present on its respective mode pin,
M0, M1, or M2.
HSWAP_EN: Disable Weak Pull-up Resistors Dur-
ing Configuration
A Low on this asynchronous pin enables weak pull-up resis-
tors on all user I/Os, although only until device configuration
completes. A High disables the weak pull-up resistors (dur-
ing configuration, which is the desired state for some appli-
cations.
After configuration, HSWAP_EN essentially becomes a
"don’t care" input and any pull-up resistors previously
enabled by HSWAP_EN are disabled. If a user I/O in the
application requires a weak pull-up resistor after configura-
tion, place a PULLUP primitive on the associated I/O pin.
The Bitstream generator option HswapenPin determines
whether a weak pull-up resistor to VCCAUX, a weak
pull-down resistor, or no resistor is present on HSWAP_EN
after configuration.
JTAG: Dedicated JTAG Port Pins
These pins are dedicated connections to the four-wire IEEE
1532/IEEE 1149.1 JTAG port, shown in
Figure 4
and
Table 6:
DonePin and DriveDone Bitstream Option Interaction
DonePin
DriveDone
Single- or Multi-
FPGA Design
Comments
Pullnone
No
Single
External pull-up resistor, with value between 330
to 3.3k
, required on
DONE.
Pullnone
No
Multi
External pull-up resistor, with value between 330
to 3.3k
, required on
common node connecting to all DONE pins.
Pullnone
Yes
Single
OK, no external requirements.
Pullnone
Yes
Multi
DriveDone on last device in daisy-chain only. No external requirements.
Pullup
No
Single
OK, but weak pull-up on DONE pin has slow rise time. May require 330
pull-up resistor for high CCLK frequencies.
Pullup
No
Multi
External pull-up resistor, with value between 330
to 3.3k
, required on
common node connecting to all DONE pins.
Pullup
Yes
Single
OK, no external requirements.
Pullup
Yes
Multi
DriveDone on last device in daisy-chain only. No external requirements.
Table 7:
Spartan-3 Configuration Mode Select Settings
Configuration Mode
M2
M1
M0
Master Serial
0
0
0
Slave Serial
1
1
1
Master Parallel
0
1
1
Slave Parallel
1
1
0
JTAG
1
0
1
Reserved
0
0
1
Reserved
0
1
0
Reserved
1
0
0
After Configuration
X
X
X
Notes:
1.
X = don’t care, either 0 or 1.
Table 8:
HSWAP_EN Encoding
HSWAP_EN
Function
During Configuration
0
Enable weak pull-up resistors on all pins
not actively involved in the configuration
process. Pull-ups are only active until
configuration completes. See
Table 10
.
1
No pull-up resistors during configuration.
After Configuration, User Mode
X
This pin has no function except during
device configuration.
Notes:
1.
X = don’t care, either 0 or 1.
相關PDF資料 |
PDF描述 |
|---|---|
| XC3S1000-4CP132C | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4CP132I | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4CPG132C | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4CPG132I | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4PQ208C | Spartan-3 FPGA Family: Complete Data Sheet |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XC3S1000-4CP132C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4CP132I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA |
| XC3S1000-4CPG132C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4CPG132I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4FG1156C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family : Complete Data Sheet |
發(fā)布緊急采購，3分鐘左右您將得到回復。