
Spartan-3 FPGA Family: Pinout Descriptions
DS099-4 (v1.6) January 17, 2005
Product Specification
www.xilinx.com
25
R
VQ100: 100-lead Very-thin Quad Flat
Package
The XC3S50 and the XC3S200 devices are available in the
100-lead very-thin quad flat package, VQ100. Both devices
share a common footprint for this package as shown in
Table 17
and
Figure 8
.
All the package pins appear in
Table 17
and are sorted by
bank number, then by pin name. Pairs of pins that form a dif-
ferential I/O pair appear together in the table. The table also
shows the pin number for each pin and the pin type, as
defined earlier.
An electronic version of this package pinout table and foot-
print diagram is available for download from the Xilinx web-
site at
http://www.xilinx.com/bvdocs/publications/s3_pin.zip
.
Pinout Table
Table 17:
VQ100 Package Pinout
Bank
XC3S50
XC3S200
Pin Name
VQ100 Pin
Number
Type
0
IO_L01N_0/VRP_0
P97
DCI
0
IO_L01P_0/VRN_0
P96
DCI
0
IO_L31N_0
P92
I/O
0
IO_L31P_0/VREF_0
P91
VREF
0
IO_L32N_0/GCLK7
P90
GCLK
0
IO_L32P_0/GCLK6
P89
GCLK
0
VCCO_0
P94
VCCO
1
IO
P81
I/O
1
IO_L01N_1/VRP_1
P80
DCI
1
IO_L01P_1/VRN_1
P79
DCI
1
IO_L31N_1/VREF_1
P86
VREF
1
IO_L31P_1
P85
I/O
1
IO_L32N_1/GCLK5
P88
GCLK
1
IO_L32P_1/GCLK4
P87
GCLK
1
VCCO_1
P83
VCCO
2
IO_L01N_2/VRP_2
P75
DCI
2
IO_L01P_2/VRN_2
P74
DCI
2
IO_L21N_2
P72
I/O
2
IO_L21P_2
P71
I/O
2
IO_L24N_2
P68
I/O
2
IO_L24P_2
P67
I/O
2
IO_L40N_2
P65
I/O
2
IO_L40P_2/VREF_2
P64
VREF
2
VCCO_2
P70
VCCO
3
IO
P55
I/O
3
IO
P59
I/O
3
IO_L01N_3/VRP_3
P54
DCI
3
IO_L01P_3/VRN_3
P53
DCI
3
IO_L24N_3
P61
I/O
3
IO_L24P_3
P60
I/O
3
IO_L40N_3/VREF_3
P63
VREF
3
IO_L40P_3
P62
I/O
3
VCCO_3
P57
VCCO
4
IO_L01N_4/VRP_4
P50
DCI
4
IO_L01P_4/VRN_4
P49
DCI
4
IO_L27N_4/DIN/D0
P48
DUAL
4
IO_L27P_4/D1
P47
DUAL
4
IO_L30N_4/D2
P44
DUAL
4
IO_L30P_4/D3
P43
DUAL
4
IO_L31N_4/INIT_B
P42
DUAL
4
IO_L31P_4/DOUT/BUSY
P40
DUAL
4
IO_L32N_4/GCLK1
P39
GCLK
4
IO_L32P_4/GCLK0
P38
GCLK
4
VCCO_4
P46
VCCO
5
IO_L01N_5/RDWR_B
P28
DUAL
5
IO_L01P_5/CS_B
P27
DUAL
5
IO_L28N_5/D6
P32
DUAL
5
IO_L28P_5/D7
P30
DUAL
5
IO_L31N_5/D4
P35
DUAL
5
IO_L31P_5/D5
P34
DUAL
5
IO_L32N_5/GCLK3
P37
GCLK
5
IO_L32P_5/GCLK2
P36
GCLK
5
VCCO_5
P31
VCCO
6
IO
P17
I/O
6
IO
P21
I/O
6
IO_L01N_6/VRP_6
P23
DCI
6
IO_L01P_6/VRN_6
P22
DCI
6
IO_L24N_6/VREF_6
P16
VREF
6
IO_L24P_6
P15
I/O
6
IO_L40N_6
P14
I/O
6
IO_L40P_6/VREF_6
P13
VREF
6
VCCO_6
P19
VCCO
7
IO_L01N_7/VRP_7
P2
DCI
7
IO_L01P_7/VRN_7
P1
DCI
7
IO_L21N_7
P5
I/O
7
IO_L21P_7
P4
I/O
7
IO_L23N_7
P9
I/O
7
IO_L23P_7
P8
I/O
Table 17:
VQ100 Package Pinout
Bank
XC3S50
XC3S200
Pin Name
VQ100 Pin
Number
Type