參數(shù)資料
型號: XC3S1000
廠商: Xilinx, Inc.
英文描述: Spartan-3 FPGA Family: Complete Data Sheet
中文描述: 的Spartan - 3 FPGA系列:完整的數(shù)據(jù)手冊
文件頁數(shù): 15/198頁
文件大小: 1605K
代理商: XC3S1000
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁
Spartan-3 FPGA Family: Functional Description
8
www.xilinx.com
DS099-2 (v1.3) August 24, 2004
Preliminary Product Specification
40
R
The DCI feature operates independently for each of the
device’s eight banks. Each bank has an "N" reference pin
(VRN) and a "P" reference pin, (VRP), to calibrate driver
and termination resistance. Only when using a DCI stan-
dard on a given bank do these two pins function as VRN
and VRP. When not using a DCI standard, the two pins func-
tion as user I/Os. As shown in
Figure 3
, add an external ref-
erence resistor to pull the VRN pin up to V
CCO
and
another
reference resistor to pull the VRP pin down to GND. Both
resistors have the same value — commonly 50 Ohms —
with one-percent tolerance, which is either the characteristic
impedance of the line or twice that, depending on the DCI
standard in use. Standards having a symbol name that con-
tains the letters “DV2” use a reference resistor value that is
twice the line impedance. DCI adjusts the output driver
impedance to match the reference resistors’ value or half
that, according to the standard. DCI always adjusts the
on-chip termination resistors to directly match the reference
resistors’ value.
The rules guiding the use of DCI standards on banks are as
follows:
1.
No more than one DCI I/O standard with a Single
Termination is allowed per bank.
2.
No more than one DCI I/O standard with a Split
Termination is allowed per bank.
3.
Single Termination, Split Termination, Controlled-
Impedance Driver, and Controlled-Impedance Driver
with Half Impedance can co-exist in the same bank.
See also
The Organization of IOBs into Banks
, page 8
.
The Organization of IOBs into Banks
IOBs are allocated among eight banks, so that each side of
the device has two banks, as shown in
Figure 4
. For all
packages, each bank has independent V
REF
lines. For
example, V
REF
Bank 3 lines are separate from the V
REF
lines going to all other banks.
For the Very Thin Quad Flat Pack (VQ), Plastic Quad Flat
Pack (PQ), Fine Pitch Thin Ball Grid Array (FT), and Fine
Pitch Ball Grid Array (FG) packages, each bank has dedi-
cated V
CCO
lines. For example, the V
CCO
Bank 7 lines are
separate from the V
CCO
lines going to all other banks. Thus,
Spartan-3 devices in these packages support eight inde-
pendent V
CCO
supplies.
In contrast, the 144-pin Thin Quad Flat Pack (TQ144) pack-
age ties V
CCO
together internally for the pair of banks on
each side of the device. For example, the V
CCO
Bank 0 and
the V
CCO
Bank 1 lines are tied together. The interconnected
bank-pairs are 0/1, 2/3, 4/5, and 6/7. As a result, Spartan-3
devices in the TQ144 package support four independent
V
CCO
supplies.
Spartan-3 Compatibility
Within the Spartan-3 family, all devices are pin-compatible
by package. When the need for future logic resources out-
grows the capacity of the Spartan-3 device in current use, a
larger device in the same package can serve as a direct
replacement. Larger devices may add extra V
REF
and V
CCO
lines to support a greater number of I/Os. In the larger
device, more pins can convert from user I/Os to V
REF
lines.
Also, additional V
CCO
lines are bonded out to pins that were
“not connected” in the smaller device. Thus, it is important
to plan for future upgrades at the time of the board’s initial
design by laying out connections to the extra pins.
The Spartan-3 family is not pin-compatible with any previ-
ous Xilinx FPGA family.
Rules Concerning Banks
When assigning I/Os to banks, it is important to follow the
following V
CCO
rules:
1.
Leave no V
CCO
pins unconnected on the FPGA.
2.
Set all V
CCO
lines associated with the (interconnected)
bank to the same voltage level.
3.
The V
CCO
levels used by all standards assigned to the
I/Os of the (interconnected) bank(s) must agree. The
Xilinx development software checks for this. Tables
4
,
5
,
and
6
describe how different standards use the V
CCO
supply.
Figure 3:
Connection of Reference Resistors (R
REF
)
DS099-2_04_082104
VCCO
VRN
VRP
One of eight
I/O Banks
R
REF
(1%)
R
REF
(1%)
Figure 4:
Spartan-3 I/O Banks (top view)
DS099-2_03_082104
Bank 0
Bank 1
Bank 5
Bank 4
B
B
B
B
相關(guān)PDF資料
PDF描述
XC3S1000-4CP132C Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-4CP132I Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-4CPG132C Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-4CPG132I Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-4PQ208C Spartan-3 FPGA Family: Complete Data Sheet
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3S1000-4CP132C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-4CP132I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA
XC3S1000-4CPG132C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-4CPG132I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-4FG1156C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family : Complete Data Sheet