
Spartan-3 FPGA Family: DC and Switching Characteristics
DS099-3 (v1.5) December 17, 2004
Advance Product Specification
39
www.xilinx.com
5
R
Table 7:
Quiescent Supply Current Characteristics
Symbol
Description
Device
Typ
Max
Units
I
CCINTQ
Quiescent V
CCINT
supply current
XC3S50
10.0
25.0
mA
XC3S200
20.0
70.0
mA
XC3S400
35.0
100.0
mA
XC3S1000
65.0
190.0
mA
XC3S1500
65.0
250.0
mA
XC3S2000
75.0
mA
XC3S4000
100.0
mA
XC3S5000
150.0
mA
I
CCOQ
Quiescent V
CCO
supply current
XC3S50
1.5
10.0
mA
XC3S200
1.5
10.0
mA
XC3S400
1.5
12.0
mA
XC3S1000
2.0
12.0
mA
XC3S1500
2.5
14.0
mA
XC3S2000
3.0
mA
XC3S4000
3.5
mA
XC3S5000
3.5
mA
I
CCAUXQ
Quiescent V
CCAUX
supply current
XC3S50
10.0
20.0
mA
XC3S200
15.0
30.0
mA
XC3S400
20.0
40.0
mA
XC3S1000
25.0
50.0
mA
XC3S1500
40.0
75.0
mA
XC3S2000
50.0
mA
XC3S4000
60.0
mA
XC3S5000
70.0
mA
Notes:
1.
The numbers in this table are based on the conditions set forth in
Table 5
. Quiescent supply current is measured with all I/O drivers
in a high-impedance state and with all pull-up/pull-down resistors at the I/O pads disabled. For typical values, the ambient
temperature (T
) is 25°C with V
= 1.2V, V
= 2.5V, and V
= 2.5V. The FPGA is programmed with a "blank"
configuration data file (i.e., a design with no functional elements instantiated). For conditions other than those described above,
(e.g., a design including functional elements, the use of DCI standards, etc.), measured quiescent current levels may be higher than
the values in the table. Use the Web Power Tool or XPower for more accurate estimates. See Note 2.
There are two recommended ways to estimate the total power consumption (quiescent plus dynamic) for a specific design: a) The
Spartan-3 Web Power Tool at
http://www.xilinx.com/ise/power_tools
provides quick, approximate, typical estimates, and does
not require a netlist of the design. b) XPower, part of the Xilinx development software, takes a netlist as input to provide more
accurate maximum and typical estimates.
The maximum numbers in this table indicate the minimum current each power rail requires in order for the FPGA to power-on
successfully.
2.
3.