- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374986 > XC3S1000 (Xilinx, Inc.) Spartan-3 FPGA Family: Complete Data Sheet PDF資料下載
參數(shù)資料
| 型號： | XC3S1000 |
| 廠商： | Xilinx, Inc. |
| 英文描述： | Spartan-3 FPGA Family: Complete Data Sheet |
| 中文描述： | 的Spartan - 3 FPGA系列：完整的數(shù)據(jù)手冊 |
| 文件頁數(shù)： | 98/198頁 |
| 文件大?。?/td> | 1605K |
| 代理商： | XC3S1000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁當(dāng)前第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁
Spartan-3 FPGA Family: Pinout Descriptions
12
www.xilinx.com
DS099-4 (v1.6) January 17, 2005
Product Specification
R
PROG_B: Program/Configure Device
This asynchronous pin initiates the configuration or re-con-
figuration processes. A Low-going pulse resets the configu-
ration logic, initializing the configuration memory. This
initialization process cannot finish until PROG_B returns
High. Asserting PROG_B Low for an extended period
delays the configuration process. At power-up, there is
always a weak pull-up resistor to VCCAUX on this pin. After
configuration, the bitstream generator option ProgPin deter-
mines whether or not the weak pull-up resistor is present.
By default, the ProgPin option retains the weak pull-up
resistor.
After configuration, hold the PROG_B input High. Any
Low-going pulse on PROG_B restarts the configuration pro-
cess.
DONE: Configuration Done, Delay Start-Up
Sequence
The FPGA produces a Low-to-High transition on this pin
indicating that the configuration process is complete. The
bitstream generator option DriveDone determines whether
this pin functions as a totem-pole output that can drive High
or as an open-drain output. If configured as an open-drain
output—which is the default behavior—then a pull-up resis-
tor is required to produce a High logic level. There is a bit-
stream option that provides an internal weak pull-up
resistor, otherwise an external pull-up resistor is required.
The open-drain option permits the DONE lines of multiple
FPGAs to be tied together, so that the common node transi-
tions High only after all of the FPGAs have completed con-
figuration. Externally holding the open-drain DONE pin Low
delays the start-up sequence, which marks the transition to
user mode.
Once the FPGA enters User mode after completing config-
uration, the DONE pin no longer drives the DONE pin Low.
The bitstream generator option DonePin determines
whether or not a weak pull-up resistor is present on the
DONE pin to pull the pin to VCCAUX. If the weak pull-up
resistor is eliminated, then the DONE pin must be pulled
High using an external pull-up resistor or one of the FPGAs
in the design must actively drive the DONE pin High via the
DriveDone bitstream generator option.
The bitstream generator option DriveDone causes the
FPGA to actively drive the DONE output High after configu-
ration. This option should only be used in single-FPGA
designs or on the last FPGA in a multi-FPGA daisy-chain.
By default, the bitstream generator software retains the
weak pull-up resistor and does not actively drive the DONE
pin as highlighted in
Table 6
.
Table 6
shows the interaction
of these bitstream options in single- and multi-FPGA
designs.
Figure 3:
DCI Termination Types
DS099-4_03_071304
VCCO
VRN
VRP
One of eight
I/O Banks
R
REF
(1%)
R
REF
(1%)
(c) Split termination
VRN
VRP
One of eight
I/O Banks
R
REF
(1%)
(b) Single termination
User I/O
User I/O
One of eight
I/O Banks
(a) No termination
Table 5:
PROG_B Operation
PROG_B Input
Response
Power-up
Automatically initiates configuration
process.
Low-going pulse
Initiate (re-)configuration process and
continue to completion.
Extended Low
Initiate (re-)configuration process and
stall process at step where
configuration memory is cleared.
Process is stalled until PROG_B
returns High.
1
If the configuration process is started,
continue to completion. If
configuration process is complete,
stay in User mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3S1000-4CP132C | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4CP132I | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4CPG132C | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4CPG132I | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4PQ208C | Spartan-3 FPGA Family: Complete Data Sheet |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3S1000-4CP132C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4CP132I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA |
| XC3S1000-4CPG132C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4CPG132I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4FG1156C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family : Complete Data Sheet |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。