
TSE Transmission Switch Element Datasheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1991258, Issue 7
4
Revision History
Issue
No.
Issue
Date
Details of Change
7
November
2001
Changed signoff page.
Fixed Initialization procedure instruction referencing addresses 0N83h,
0N8Bh, 0N93h, 0N9Bh
Updated voltage limits on digital/LVDS pins in Absolute Maximum Ratings
table. Deleted Ambient Temperature spec. Fixed 1.8V Supply Voltage spec.
Added note to LCVI that it is change from no LCV to LCV that cause LCVI.
A string of LCVs will only produce 1 LCVI .
Consolidated power information (sequencing/filtering) to Power Information
Section. Added power requirements section. Removed IDDOP for the power
supplies from the D.C Characteristics table.
Updated Thermal section. Thermal section now indicates device suitable
industrial applications when used with heat sink.
Updated LVDS Hot Swap Section.
Added RC filter example schematic in Power Filtering section
Updated TelecomBus Control Character Table
6
August
2001
Reworded DLCV description: Added warning of LCV counter saturation if
DLCV set high, and clarified to indicate that inverted data would have valid
and invalid 8B/10B characters as result of DLCV high
Changed the name of the IDLESEL control signal ECHAR_OVWR, and
made corresponding changes to the description of the ID[9:0] data bits
Updated thermal information in sec 18
Revised power sequencing information, added max junction temp, Theta JA
and Theta JC information, and chart of Theta JA vs. airflow
Added sections for LVDS hot swap information, power down calculations,
and trace length versus FIFO depth calculation
Changed name of ETSE register bit in register 0NAAH to EACTIVE, hid
references to TCBMODE in sec 9.2 and in description of register 0NB0H
The device ID field is now “0001 instead of “0000” in register 0010H.
The JTAG Version number has been changed to 1H in Table 16.
The J0MASK bit has been added to registers 0N80H, 0N88H,
0N90H, 0N98H to support applications which require floating input
links to remain activated.
Added the IJ0RORDR bit to register 0NA2.
Added the EJ0R0RDR bit to register ONAA.
5
March
2001
Added warning of LCV counter saturation if DLCV set high.in register
descriptions
Changed the name of the IDLESEL control signal to CHARACTER
OVERWRITE, and made corresponding changes to the description of the
ID[9:0] data bits