- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368064 > PM5372-BI Telecommunication IC PDF資料下載
參數(shù)資料
| 型號(hào)： | PM5372-BI |
| 英文描述： | Telecommunication IC |
| 中文描述： | 通信集成電路 |
| 文件頁數(shù)： | 128/169頁 |
| 文件大?。?/td> | 989K |
| 代理商： | PM5372-BI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁當(dāng)前第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁
TSE Transmission Switch Element Datasheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1991258, Issue 7
128
12.3 LVDS Hot Swapping
The LVDS electrical interface differs from a standard CMOS interface; there is no inherent
problem in leaving the LVDS inputs floating. Note that the LVDS receiver consists of a
differential amplifier with a wide common-mode range. The power dissipation is independent of
the data transitions (that is, if the input is connected). There is an internal 100 termination
across the positive and negative input. Floating inputs will settle to an arbitrary voltage (between
VDD and VSS) determined by leakage paths. Regardless of this arbitrary voltage, the input
structure of the receiver will operate in its proper range and the receiver output will be logic 1 or
0 depending on internal offsets. Noise events (power supply noise, crosstalk) may induce the
receiver to toggle randomly, generating "ambiguous" data.
Unused links should be disabled in software. This will ensure that the power consumption for
those links will be reduced to nearly 0 mW. There is no requirement for how quickly the link
should be disabled. Disabling the link simply results in lower power dissipation since the
circuitry will be shut down. This action is not mandatory, but is good practice.
During a hot-swapping situation, there will be no electrical damage on the LVDS inputs provided
that maximum ratings are not exceeded (see absolute maximum ratings section 14)
.
The “hot-
swap” channel can be left enabled and the device will sync up once the far end transmitter is
connected. There are no effects on other channels. Hot swapping of cards is still allowed by
reprogramming of the links in software.
12.4 LVDS Trace Lengths
The TSE utilizes 64 different input and output differential LVDS pairs. It is critical to match the
lengths of the positive and negative traces of each differential pair to minimize skew and
maximize the eye opening. However, matching one differential pair to another pair is not as
important. The high-speed serial LVDS links are connected to a 24 word (10 bit byte) FIFO. Of
this 24 word FIFO, 8 words should be allocated for clock skew and wander between cards or
within devices. The remaining 16 words are then available to accommodate clock skew and
wander between cards or within devices, along with differences in trace lengths between LVDS
pairs.
The 16 word FIFO yields an allowable inter-link delay differential of 205.8 ns or 41.2m. This is
calculated as follows:
16 words x 10 bits/word = 160 bits of margin in FIFO
1/(777.6 Mb/s) = 1.29 ns/bit on the serial link
160 bits x 1.29 ns/bit = 205.8 ns of margin = 16 clock cycles (at 77.76 MHz)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PM5380 | PMC-2010299 S/UNI-8x155 Telecom Standard Product Data Sheet [1.91 MB] |
| PM554 | Programmable Quad Supply Monitor with Adjustable Reset and Watchdog Timers; Package: SSOP; No of Pins: 16; Temperature Range: -40°C to +85°C |
| PM555 | 1 to 10 watt encapsulated power modules |
| PM556 | Precision Quad Supply Monitor in 6-Lead SOT-23; Package: SOT; No of Pins: 6; Temperature Range: 0°C to +70°C |
| PM560 | Precision Quad Supply Monitor in 6-Lead SOT-23; Package: SOT; No of Pins: 6; Temperature Range: 0°C to +70°C |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PM5372BIP | 制造商:PMC-Sierra 功能描述: |
| PM5372-BI-P | 制造商:PMC-Sierra 功能描述: |
| PM5376HFI | 制造商:PMC-Sierra 功能描述: |
| PM5377 | 制造商:PMC 制造商全稱:PMC 功能描述:Single Chip 96-Port STS-1/STM-0 Cross-Connect |
| PM537CE | 制造商:ARTESYN 制造商全稱:Artesyn Technologies 功能描述:Single, dual and triple output 1 to 10.5 Watt AC/DC encapsulated modules |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。