- 您現(xiàn)在的位置：買賣IC網 > PDF目錄368064 > PM5372-BI Telecommunication IC PDF資料下載
參數(shù)資料
| 型號： | PM5372-BI |
| 英文描述： | Telecommunication IC |
| 中文描述： | 通信集成電路 |
| 文件頁數(shù)： | 139/169頁 |
| 文件大?。?/td> | 989K |
| 代理商： | PM5372-BI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁當前第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁
TSE Transmission Switch Element Datasheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1991258, Issue 7
139
In addition to device latencies, there are other sources of delay. Furthermore, these delays may
vary from link to link. For example, clock skew or differential trace lengths impose uneven
delays on individual links. The 24-word depth of the FIFOs allows these delays to be equalized
as part of the re-framing process. When the RJ0FP-RJ0DLY trigger signals the occurrence of a
frame boundary, the TSE will adjust the FIFOs read positions to realign the STS-12 streams’ J0
characters with one another. As long as the J0 characters from all the STS-12 streams are indeed
simultaneously present in their respective FIFOs when this occurs, the TSE will effectively re-
align the streams as part of the re-framing process. The large FIFO depth allows the TSE to
compensate for such differential delays as trace lengths that vary by several meters. Smaller
delay variances, such as those due to clock jitter, can be absorbed automatically by the serial
receive links. If they prove to be too large for such absorption, they will then be corrected
through the FIFO re-framing process.
In order to guarantee that the RJ0FP-RJ0DLY trigger will happen when all streams’ J0 characters
are simultaneously present within the FIFOs, it is important to choose correct values for the frame
delay register. The following example explains how frame delay register values are chosen for
the devices of a sample system. Consider the implementation shown in Figure 14. All devices
receive the global frame pulse simultaneously at time t0 (ignoring any trace length differentials).
The SPECTRA-2488 emits the J0 byte onto the TelecomBus upon receiving the global frame
pulse on the DJ0REF input. This action is entirely independent of receiving a J0 byte from the
optical line. SPECTRA-2488 pointer adjustments will define the start of the payload envelope
(the J1 byte indicates start of payload) and this payload will be outputted over the TelecomBus.
The SPECTRA-2488 can be viewed as the master by which the synchronization of the other
CHESS devices is determined. The TBS expects the four incoming eight bit 77.76 MHz
TelecomBus data paths to be synchronized and upon processing emits the serialized data with J0
character 33 clock cycles after receiving the J0 on the parallel TelecomBus. The J0 byte on each
of the twelve independent 777.6 MHz LVDS links are not exactly simultaneous and may have a
slight amount of skew relative to each other (because of presence of an 8 word FIFO on the
LVDS transmitter output). The LVDS links are then mated to the TSE through a back-plane. The
TSE is programmed (via indirect register access of the RJ0DLY[13:0] word) to expect the J0 byte
a certain number of clock cycles after it receives the global frame pulse.
相關PDF資料 |
PDF描述 |
|---|---|
| PM5380 | PMC-2010299 S/UNI-8x155 Telecom Standard Product Data Sheet [1.91 MB] |
| PM554 | Programmable Quad Supply Monitor with Adjustable Reset and Watchdog Timers; Package: SSOP; No of Pins: 16; Temperature Range: -40°C to +85°C |
| PM555 | 1 to 10 watt encapsulated power modules |
| PM556 | Precision Quad Supply Monitor in 6-Lead SOT-23; Package: SOT; No of Pins: 6; Temperature Range: 0°C to +70°C |
| PM560 | Precision Quad Supply Monitor in 6-Lead SOT-23; Package: SOT; No of Pins: 6; Temperature Range: 0°C to +70°C |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PM5372BIP | 制造商:PMC-Sierra 功能描述: |
| PM5372-BI-P | 制造商:PMC-Sierra 功能描述: |
| PM5376HFI | 制造商:PMC-Sierra 功能描述: |
| PM5377 | 制造商:PMC 制造商全稱:PMC 功能描述:Single Chip 96-Port STS-1/STM-0 Cross-Connect |
| PM537CE | 制造商:ARTESYN 制造商全稱:Artesyn Technologies 功能描述:Single, dual and triple output 1 to 10.5 Watt AC/DC encapsulated modules |
發(fā)布緊急采購，3分鐘左右您將得到回復。