- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369993 > pentium II xeon processor (Intel Corp.) pentium II xeon processor at 400 and 450 MHZ(工作頻率400和450兆赫茲奔II處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | pentium II xeon processor |
| 廠商： | Intel Corp. |
| 英文描述： | pentium II xeon processor at 400 and 450 MHZ(工作頻率400和450兆赫茲奔II處理器) |
| 中文描述： | 奔騰II至強(qiáng)處理器400和450兆赫（工作頻率400和450兆赫茲奔二處理器） |
| 文件頁數(shù)： | 8/97頁 |
| 文件大小： | 978K |
| 代理商： | PENTIUM II XEON PROCESSOR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
PENTIUM II XEON PROCESSOR AT 400 AND 450 MHZ
E
8
12/15/98 5:14 PM 24377002.doc
1.0.
INTRODUCTION
The Pentium II Xeon processor is a follow-on to the
Pentium Pro and Pentium II processors. The
Pentium II Xeon processor, like the Pentium Pro
and Pentium II processors, implements a Dynamic
Execution micro-architecture—a unique combination of
multiple branch prediction, data flow analysis, and
speculative execution. This enables Pentium II
Xeon processors to deliver higher performance than
the Pentium processor, while maintaining binary
compatibility with all previous Intel Architecture
processors. The Pentium II Xeon processor is
available in 512K, 1M and 2 MB L2 cache options.
The Pentium II Xeon processor improves upon the
Pentium
Pro
processor
technology for 3-D compute-intensive applications,
and by utilizing the S.E.C. (Single Edge Contact)
package technology first introduced on the Pentium
II processor. This new packaging technology allows
Pentium II Xeon processors to implement the Dual
Independent Bus Architecture and have up to 2-
MBytes of level 2 cache. Like the Pentium Pro
processor, level 2 cache communication occurs at
the full speed of the processor core.
by
adding
MMX
A significant feature of the Pentium II Xeon
processor, from a system perspective, is the built-in
direct multiprocessing support. For systems with up
to four processors, it is important to consider the
additional power burdens and signal integrity issues
of supporting multiple loads on a high speed bus.
The Pentium II Xeon processor supports both
uniprocessor and multiprocessor implementations
with up to four processor on each local processor
bus, or system bus.
The Pentium II Xeon processor system bus
operates using GTL+ signaling levels with a new
type of buffer utilizing active negation and multiple
terminations. This new bus logic is called Assisted
Gunning Transistor Logic, or AGTL+. The Pentium
II Xeon processors also deviate from the Pentium
Pro processor in implementing an S.E.C. cartridge
package supported by the SC330 connector. (See
Section
6.0.
for
the
specifications.) This document provides information
to allow the user to design a system using Pentium
II Xeon processors.
processor
mechanical
1.1.
Terminology
In this document, a ‘#’ symbol after a signal name
refers to an active low signal. This means that a
signal is in the active state (based on the name of
the signal) when driven to a low level. For example,
when FLUSH# is low, a flush has been requested.
When NMI is high, a nonmaskable interrupt has
occurred. In the case of lines where the name does
not imply an active state but describes part of a
binary sequence (such as address or data), the ‘#’
symbol implies that the signal is inverted. For
example, D[3:0] = ‘HLHL’ refers to a hex ‘A’, and D
[3:0] # = ‘LHLH’ also refers to a hex ‘A’ (H= High
logic level, L= Low logic level).
The term ‘system bus’ refers to the interface
between the processor, system core logic and other
bus agents. The system bus is a multiprocessing
interface to processors, memory and I/O. The term
‘cache bus’ refers to the interface between the
processor and the L2 cache. The cache bus does
NOT connect to the system bus, and is not
accessible by other agents on the system bus.
Cache coherency is maintained with other agents
on the system bus through the MESI cache protocol
as supported by the HIT# and HITM# bus signals.
The term “Pentium II Xeon processor” refers to the
cartridge package which interfaces to a host system
board through a SC330 connector. Pentium II Xeon
processors include a processor core, a level 2
cache, system bus termination and various system
management features. The Pentium II Xeon
processor includes a thermal plate for cooling
solution attachment and a protective cover.
1.1.1.
S.E.C. Cartridge Terminology
The following terms are used often in this document
and are explained here for clarification:
Cover
—The processor casing on the opposite
side of the thermal plate.
Pentium
II Xeon processor
—The 100 MHz
SC330 product including internal components,
substrate, thermal plate and cover.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Pentium III cpu with mobile | Pentium III processor Mobile Module Connector 2 (MMC-2)(帶移動(dòng)模塊連接器2奔III處理器) |
| pentium III CPU | Pentium III Processor for the SC242 at 450MHz to 1.0GHz(SC242工作頻率450MHZ到1GHZ奔III處理器) |
| pentium III processor | 32 bit Processor Mobile Module(32 位帶移動(dòng)模塊處理器) |
| Pentium OverDrive Processor | Pentium OverDrive Processor With MMX Technology For Pentium Processor-Based System(帶MMX技術(shù)奔騰超速轉(zhuǎn)動(dòng)處理器) |
| pentium pro processor | Pentium Pro Processor with 1MB L2 Cache at 200MHZ(1兆比特L2高速緩存頻率200兆赫茲處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。