參數(shù)資料
型號(hào): NS32490D
廠商: National Semiconductor Corporation
英文描述: NIC Network Interface Controller(NIC網(wǎng)絡(luò)接口控制器)
中文描述: NIC網(wǎng)絡(luò)接口控制器(NIC網(wǎng)絡(luò)接口控制器)
文件頁(yè)數(shù): 54/56頁(yè)
文件大小: 689K
代理商: NS32490D
15.0 Switching Characteristics
(Continued)
Serial TimingDTransmit (Collision)
TL/F/8582–92
Symbol
Parameter
Min
Max
Units
tcolw
Collision Detect Width
2
txcyc
cycles
tcdj
Delay from Collision to First
Bit of Jam (Note 1)
8
txcyc
cycles
tjam
Jam Period (Note 2)
32
txcyc
cycles
Note 1:
The NIC must synchronize to collision detect. If the NIC is in the middle of serializing a byte of data the remainder of the byte will be serialized. Thus the jam
pattern will start anywhere from 1 to 8 TXC cycles after COL is asserted.
Note 2:
The NIC always issues 32 bits of jam. The jam is all 1’s data.
Reset Timing
TL/F/8582–93
Symbol
Parameter
Min
Max
Units
rstw
Reset Pulse Width (Note 1)
8
BSCK Cycles or TXC Cycles
(Note 2)
Note 1:
The RESET pulse requires that BSCK and TXC be stable. On power up, RESET should not be raised until BSCK and TXC have become stable. Several
registers are affected by RESET. Consult the register descriptions for details.
Note 2:
The slower of BSCK or TXC clocks will determine the minimum time for the RESET signal to be low.
If BSCK
k
TXC then RESET
e
8
c
BSCK
If TXC
k
BSCK then RESET
e
8
c
TXC
54
相關(guān)PDF資料
PDF描述
NS32828 1 Megabit High Speed Dynamic RAM Controller/Drivers
NS32829 1 Megabit High Speed Dynamic RAM Controller/Drivers
NS32FX16-15 FILM/M CAPACITANCE=0.001 VOLT=630
NS32FX16-20 Imaging/Signal Processor
NS32FX16-25 Imaging/Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NS32491 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Serial Network Interface
NS32491A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
NS32492B 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Coaxial Transceiver Interface
NS32532-20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
NS32532-25 制造商:未知廠家 制造商全稱:未知廠家 功能描述: