- 您現(xiàn)在的位置：買賣IC網 > PDF目錄363665 > NS32490D (National Semiconductor Corporation) NIC Network Interface Controller(NIC網絡接口控制器) PDF資料下載
參數(shù)資料
| 型號： | NS32490D |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | NIC Network Interface Controller(NIC網絡接口控制器) |
| 中文描述： | NIC網絡接口控制器（NIC網絡接口控制器） |
| 文件頁數(shù)： | 24/56頁 |
| 文件大?。?/td> | 689K |
| 代理商： | NS32490D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
10.0 Internal Registers
(Continued)
10.3 Register Descriptions
(Continued)
TRANSMIT STATUS REGISTER (TSR)
04H (READ)
This register records events that occur on the media during transmission of a packet. It is cleared when the next transmission is
initiated by the host. All bits remain low unless the event that corresponds to a particular bit occurs during transmission. Each
transmission should be followed by a read of this register. The contents of this register are not specified until after the first
transmission.
7
6
5
4
3
2
1
0
OWC
CDH
FU
CRS
ABT
COL
D
PTX
Bit
Symbol
Description
D0
PTX
PACKET TRANSMITTED:
Indicates transmission without error. (No excessive
collisions or FIFO underrun) (ABT
e
‘‘0’’, FU
e
‘‘0’’).
D1
reserved
reserved
D2
COL
TRANSMIT COLLIDED:
Indicates that the transmission collided at least once
with another station on the network. The number of collisions is recorded in the
Number of Collisions Registers (NCR).
D3
ABT
TRANSMIT ABORTED:
Indicates the NIC aborted transmission because of
excessive collisions. (Total number of transmissions including original
transmission attempt equals 16).
D4
CRS
CARRIER SENSE LOST:
This bit is set when carrier is lost during transmission
of the packet. Carrier Sense is monitored from the end of Preamble/Synch until
TXEN is dropped. Transmission is not aborted on loss of carrier.
D5
FU
FIFO UNDERRUN:
If the NIC cannot gain access of the bus before the FIFO
empties, this bit is set. Transmission of the packet will be aborted.
D6
CDH
CD HEARTBEAT:
Failure of the transceiver to transmit a collision signal after
transmission of a packet will set this bit. The Collision Detect (CD) heartbeat
signal must commence during the first 6.4
m
s of the Interframe Gap following a
transmission. In certain collisions, the CD Heartbeat bit will be set even though
the transceiver is not performing the CD heartbeat test.
D7
OWC
OUT OF WINDOW COLLISION:
Indicates that a collision occurred after a slot
time (51.2
m
s). Transmissions rescheduled as in normal collisions.
24
相關PDF資料 |
PDF描述 |
|---|---|
| NS32828 | 1 Megabit High Speed Dynamic RAM Controller/Drivers |
| NS32829 | 1 Megabit High Speed Dynamic RAM Controller/Drivers |
| NS32FX16-15 | FILM/M CAPACITANCE=0.001 VOLT=630 |
| NS32FX16-20 | Imaging/Signal Processor |
| NS32FX16-25 | Imaging/Signal Processor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| NS32491 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Serial Network Interface |
| NS32491A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| NS32492B | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Coaxial Transceiver Interface |
| NS32532-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| NS32532-25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。