參數(shù)資料
型號(hào): NS32490D
廠商: National Semiconductor Corporation
英文描述: NIC Network Interface Controller(NIC網(wǎng)絡(luò)接口控制器)
中文描述: NIC網(wǎng)絡(luò)接口控制器(NIC網(wǎng)絡(luò)接口控制器)
文件頁(yè)數(shù): 23/56頁(yè)
文件大?。?/td> 689K
代理商: NS32490D
10.0 Internal Registers
(Continued)
10.3 Register Descriptions
(Continued)
TRANSMIT CONFIGURATION REGISTER (TCR)
0DH (WRITE)
The transmit configuration establishes the actions of the transmitter section of the NIC during transmission of a packet on the
network.
LB1 and LB0 which select loopback mode power up as 0.
7
6
5
4
3
2
1
0
D
D
D
OFST
ATD
LB1
LB0
CRC
Bit
Symbol
Description
D0
CRC
INHIBIT CRC
0: CRC appended by transmitter
1: CRC inhibited by transmitter
; In loopback mode CRC can be enabled or disabled to test the CRC logic.
D1, D2
LB0, LB1
ENCODED LOOPBACK CONTROL:
These encoded configuration bits set the type of loopback
that is to be performed. Note that loopback in mode 2 sets the LPBK pin high, this places the SNI
in loopback mode and that D3 of the DCR must be set to zero for loopback operation.
LB1
LB0
Mode 0
0
0
Normal Operation (LPBK
e
0)
Mode 1
0
1
Internal Loopback (LPBK
e
0)
Mode 2
1
0
External Loopback (LPBK
e
1)
Mode 3
1
1
External Loopback (LPBK
e
0)
D3
ATD
AUTO TRANSMIT DISABLE:
This bit allows another station to disable the NIC’s transmitter by
transmission of a particular multicast packet. The transmitter can be re-enabled by resetting this
bit or by reception of a second particular multicast packet.
0: Normal Operation
1: Reception of multicast address hashing to bit 62 disables transmitter, reception of multicast
address hashing to bit 63 enables transmitter.
D4
OFST
COLLISION OFFSET ENABLE:
This bit modifies the backoff algorithm to allow prioritization of
nodes.
0: Backoff Logic implements normal algorithm.
1: Forces Backoff algorithm modification to 0 to 2
min(3
a
n,10)
slot times for first three collisions,
then follows standard backoff. (For first three collisions station has higher average backoff delay
making a low priority mode.)
D5
reserved
reserved
D6
reserved
reserved
D7
reserved
reserved
23
相關(guān)PDF資料
PDF描述
NS32828 1 Megabit High Speed Dynamic RAM Controller/Drivers
NS32829 1 Megabit High Speed Dynamic RAM Controller/Drivers
NS32FX16-15 FILM/M CAPACITANCE=0.001 VOLT=630
NS32FX16-20 Imaging/Signal Processor
NS32FX16-25 Imaging/Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NS32491 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Serial Network Interface
NS32491A 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:
NS32492B 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Coaxial Transceiver Interface
NS32532-20 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:
NS32532-25 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述: