參數(shù)資料
型號(hào): NS32490D
廠商: National Semiconductor Corporation
英文描述: NIC Network Interface Controller(NIC網(wǎng)絡(luò)接口控制器)
中文描述: NIC網(wǎng)絡(luò)接口控制器(NIC網(wǎng)絡(luò)接口控制器)
文件頁(yè)數(shù): 25/56頁(yè)
文件大?。?/td> 689K
代理商: NS32490D
10.0 Internal Registers
(Continued)
10.3 Register Descriptions
(Continued)
RECEIVE CONFIGURATION REGISTER (RCR)
0CH (WRITE)
This register determines operation of the NIC during reception of a packet and is used to program what types of packets to
accept.
7
6
5
4
3
2
1
0
D
D
MON
PRO
AM
AB
AR
SEP
Bit
Symbol
Description
D0
SEP
SAVE ERRORED PACKETS
0: Packets with receive errors are rejected.
1: Packets with receive errors are accepted. Receive errors are CRC and Frame
Alignment errors.
D1
AR
ACCEPT RUNT PACKETS:
This bit allows the receiver to accept packets that
are smaller than 64 bytes. The packet must be at least 8 bytes long to be
accepted as a runt.
0: Packets with fewer than 64 bytes rejected.
1: Packets with fewer than 64 bytes accepted.
D2
AB
ACCEPT BROADCAST:
Enables the receiver to accept a packet with an all 1’s
destination address.
0: Packets with broadcast destination address rejected.
1: Packets with broadcast destination address accepted.
D3
AM
ACCEPT MULTICAST:
Enables the receiver to accept a packet with a multicast
address, all multicast addresses must pass the hashing array.
0: Packets with multicast destination address not checked.
1: Packets with multicast destination address checked.
D4
PRO
PROMISCUOUS PHYSICAL:
Enables the receiver to accept all packets with a
physical address.
0: Physical address of node must match the station address programmed in
PAR0–PAR5.
1: All packets with physical addresses accepted.
D5
MON
MONITOR MODE:
Enables the receiver to check addresses and CRC on
incoming packets without buffering to memory. The Missed Packet Tally counter
will be incremented for each recognized packet.
0: Packets buffered to memory.
1: Packets checked for address match, good CRC and Frame Alignment but not
buffered to memory.
D6
reserved
reserved
D7
reserved
reserved
Note:
D2 and D3 are ‘‘OR’d’’ together, i.e., if D2 and D3 are set the NIC will accept broadcast and multicast addresses as well as its own physical address. To
establish full promiscuous mode, bits D2, D3, and D4 should be set. In addition the multicast hashing array must be set to all 1’s in order to accept all multicast
addresses.
25
相關(guān)PDF資料
PDF描述
NS32828 1 Megabit High Speed Dynamic RAM Controller/Drivers
NS32829 1 Megabit High Speed Dynamic RAM Controller/Drivers
NS32FX16-15 FILM/M CAPACITANCE=0.001 VOLT=630
NS32FX16-20 Imaging/Signal Processor
NS32FX16-25 Imaging/Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NS32491 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Serial Network Interface
NS32491A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
NS32492B 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Coaxial Transceiver Interface
NS32532-20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
NS32532-25 制造商:未知廠家 制造商全稱:未知廠家 功能描述: