- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2012 > MC92604ZT (Freescale Semiconductor)IC TXRX ETH DUAL GIG 196-MAPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | MC92604ZT |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 91/122頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX ETH DUAL GIG 196-MAPBGA |
| 標(biāo)準(zhǔn)包裝： | 630 |
| 類型： | 收發(fā)器 |
| 驅(qū)動(dòng)器/接收器數(shù)： | 2/2 |
| 規(guī)程： | 千兆位以太網(wǎng) |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 196-LBGA |
| 供應(yīng)商設(shè)備封裝： | 196-MAPBGA（15x15） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁當(dāng)前第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
System Design Considerations
MC92604 Dual Gigabit Ethernet Transceiver Reference Manual, Rev. 1
5-2
Freescale Semiconductor
The internal reference clock may be driven by either a 3.3-V (LVTTL) input (TTL_REF_CLK) or by a
pair of LVPECL differential inputs (REF_CLK_P and REF_CLK_N). If the USE_DIFF_CLOCK input is
high, the LVPECL differential inputs, REF_CLK_P and REF_CLK_N, are used as the clock source. If
USE_DIFF_CLOCK is low, the TTL_REF_CLK input is used as the clock source.
The differential reference clock inputs, REF_CLK_P/N, may also be driven by a single-ended source. The
REF_CLK_N input must be set at VREF = 1.25 V for a single-ended operation of REF_CLK_P and must
be connected to its own reference voltage circuit.
When using the differential LVPECL inputs, the unused input, TTL_REF_CLK, shall be terminated low.
When using the single-ended TTL input, the differential LVPECL reference clock inputs shall be
terminated low.
5.2
Startup
The MC92604 begins a startup sequence on application of the reference clock input to the device. This is
considered a cold startup. The cold startup sequence is as follows:
1. PLL startup
2. Receiver initialization and byte alignment
3. Word alignment (if enabled)
4. Run
The expected duration of each step in the startup sequence is shown in Table 5-2. A cold startup can be
initiated at any time by negating RESET low. It is recommended that RESET be low at initial startup, but,
it is not strictly required.
5.3
Standby Mode
Standby mode puts the MC92604 into a low power, inactive state. When STNDBY is asserted high, the
device will force all transmitter link outputs to their disabled state as defined in Section 2.3.1, “Transmit
Driver Operation,” and disables all internal clocking. An important feature of standby mode is that the
internal PLL is not disabled. It remains operating and locked to the reference clock. This greatly reduces
the time needed to recover from standby mode to run mode, as only the receiver initialization and word
alignment startup steps are required.
Table 5-2. Startup Sequence Step Duration
Startup Step
Typical Duration
(in Bit Times)
Notes
PLL startup
20480 + 25
s
Receiver initialization
300
WSYNC1 and WSYNC0 = low
Word alignment
160
WSYNC1 or WSYNC0 = high
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP2120T-I/SL | IC ENCODR/DECODR 2.5V IR 14-SOIC |
| MCP2122-E/P | IC ENCODER/DECODER IRDA 8-DIP |
| MCP2122T-E/SNG | IC ENCODER/DECODR INFRARED 8SOIC |
| MCP3901A0T-E/SS | IC ENERGY METER AFE 2CH 20-SSOP |
| MCP3903T-E/SS | IC AFE 24BIT 64KSPS 6CH 28SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC92610 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC92610VF | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC928G | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC929F | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: |
| MC929G | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。