- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄2012 > MC92604ZT (Freescale Semiconductor)IC TXRX ETH DUAL GIG 196-MAPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | MC92604ZT |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 49/122頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX ETH DUAL GIG 196-MAPBGA |
| 標(biāo)準(zhǔn)包裝： | 630 |
| 類(lèi)型： | 收發(fā)器 |
| 驅(qū)動(dòng)器/接收器數(shù)： | 2/2 |
| 規(guī)程： | 千兆位以太網(wǎng) |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 196-LBGA |
| 供應(yīng)商設(shè)備封裝： | 196-MAPBGA（15x15） |
| 包裝： | 托盤(pán) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
Transmitter
MC92604 Dual Gigabit Ethernet Transceiver Reference Manual, Rev. 1
2-10
Freescale Semiconductor
When an auto-negotiate sequence is started, the transmitter initially sends at least 10 milliseconds of
/C1/C2/ sequences with all zeros as the Configuration Register contents. This forces the remote device to
also enter auto-negotiate mode.
The contents of the configuration register are continuously sent until the associated receiver detects the
compatible configuration being sent from the link partner. The MC92604 is configured as full-duplex
1-Gigabit; therefore, the configuration is as shown in Figure 2-2. For register details, see Section 4.2.4,
The ‘Ack’ bit is asserted when three consecutive matching configuration register values are received. The
auto-negotiate state is complete when three consecutive matching configuration register values are
received with the ‘Ack’ bit set. The transmitter continues sending auto-negotiate sequences once the
auto-negotiate sequence is complete for at least 10 ms.
NOTE
See the state diagram in Figure 37-6 of the IEEE Std. 802.3-2002
specification [4] for a complete description.
2.5.1.2
Ethernet Data Transmission Process
Transmitter operation is controlled by the two input control signals XMIT_x_ENABLE and
XMIT_x_ERR. See Table 3-8 for the complete GMII interface to the MC92604.
When both XMIT_x_ENABLE and XMIT_x_ERR inputs are low, the transmitter broadcasts IDLE
Ordered_sets. Whenever a new series of IDLE Ordered_sets are started, the first IDLE Ordered_set may
be an I1 Ordered_set to correct the running disparity, all subsequent IDLE Ordered sets will be I2s. The
transmitter must be aware of even/oddness. K28.5 code groups are transmitted as the ‘even’ code group
and either D5.6 or D16.2 as the ‘odd’ code group. This even/odd flag is set at initialization and must be
maintained since other events will depend on this even/oddness.
When XMIT_x_ENABLE is raised, the data on the XMIT_x_7 through XMIT_x_0 inputs is assumed to
be the first byte of an 8-byte preamble. The preamble usually consists of 7 consecutive 0x55 code groups
followed by a 0xD5 code group. The transmitter replaces the first 0x55 code group in the preamble with a
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Function Next
Page1
Ack2 RF23 RF1 3
Reserved
PS24 PS14 HD5
FD6
Reserved
Value
0
1/0
0
1
0
1 Next Page—MC92604 does not support multiple pages of configuration registers.
2 Ack—Asserted when the receiver detects a valid configuration from the other transmitter.
3 RF1 and RF2— ‘Remote faults’ as detected by the receiver.
4 PS1 and PS2—Pause control bits that reflect the values of MDIO register 4’s bits 12 and 13, respectively. This register
may be modified via the MDIO interface.
5 HD—MC92604 does not support half-duplex mode.
6 FD—MC92604 always runs in full-duplex mode.
Figure 2-2. Configuration Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP2120T-I/SL | IC ENCODR/DECODR 2.5V IR 14-SOIC |
| MCP2122-E/P | IC ENCODER/DECODER IRDA 8-DIP |
| MCP2122T-E/SNG | IC ENCODER/DECODR INFRARED 8SOIC |
| MCP3901A0T-E/SS | IC ENERGY METER AFE 2CH 20-SSOP |
| MCP3903T-E/SS | IC AFE 24BIT 64KSPS 6CH 28SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC92610 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC92610VF | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC928G | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC929F | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: |
| MC929G | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。