參數(shù)資料
型號： MC92604ZT
廠商： Freescale Semiconductor
文件頁數(shù)： 87/122頁
文件大?。?/td> 0K
描述： IC TXRX ETH DUAL GIG 196-MAPBGA
標(biāo)準(zhǔn)包裝： 630
類型： 收發(fā)器
驅(qū)動器/接收器數(shù)： 2/2
規(guī)程： 千兆位以太網(wǎng)
電源電壓： 4.5 V ~ 5.5 V
安裝類型： 表面貼裝
封裝/外殼： 196-LBGA
供應(yīng)商設(shè)備封裝： 196-MAPBGA（15x15）
包裝： 托盤
Management Interface (MDIO)
MC92604 Dual Gigabit Ethernet Transceiver Reference Manual, Rev. 1
Freescale Semiconductor
4-11
4.2.10
MDIO RA 17 (Vendor Specific)—Channel Configuration and Status
Register
MDIO RA 17 contains the MC92604 channel configuration and status register. These bits are initially
loaded on power up from the corresponding states of the external MC92604 configuration input pins. They
may be modified through the MDIO interface. It is not necessary to reset the device logic if these bits are
modified. Figure 4-9 shows the content of register 17.
Table 4-7 lists the corresponding field descriptions for the channel configuration and status register.
15
14
13
12
11
10
9
8
R
m_xcvr_
disable
i_xcvr_
disable
overrun
underrun
an_mode
recv_clk_cent
broadcast_
mode
xcvr_rsel
W
Reset
0
XCVR_x_
DISABLE
0
RECV_CLK_
CENT
BROADCAST
XCVR_
RSEL
7
6
5
4
3
2
1
0
R
Receiver Error Counter
W
Reset
0
Figure 4-9. Channel Configuration and Status Register (MDIO RA 17)
Table 4-7. Channel Configuration and Status Register Field Descriptions
Bits
Name
Description1
15
m_xcvr_disable
Initialized to zero. May be written through the MDIO interface. A software disable, when set
indicates that channel is to be disabled to reduce power. The channel is disabled if either bit 15
or 14 are set. (R/W)
14
i_xcvr_x_disable
Contains the value of the XCVR_x_DISABLE input. (R)
13
overrun
Bit 13 is initialized to zero and then is set to one only if this channel ‘overruns’ due to clock
mismatch between the transmitter and receiver. Once set this bit is ‘sticky.’ That is, it remains
set until register 17 is read through the MDIO interface. This bit may not be written through the
MDIO interface. (R, LH, SC)
12
underrun
Bit 12 is initialized to zero and then is set to one only if this channel ‘underrun’ due to clock
mismatch between the transmitter and receiver. Once set this bit is ‘sticky.’ That is, it remains
set until register 17 is read through the MDIO interface. This bit may not be written through the
MDIO interface. (R, LH, SC)
11
an_mode
Initialized to zero. This bit is set whenever this channel’s transmitter is in the auto-negotiation
mode. This bit may not be written through the MDIO interface. (R)
10
recv_clk_cent
Initialized to RECV_CLK_CENT input. May be written through the MDIO interface. If set,
indicates that data out of the receiver is centered relative to the RECV_x_RCLK output. (R/W)
9
broadcast
Initialized to BROADCAST input if in redundant mode (ENAB_RED input is high). May be written
through the MDIO interface if in redundant mode. If set indicates that data will be transmitted
over both of the transmit links. Only applicable to Channel A. (R/W)
相關(guān)PDF資料
PDF描述
MCP2120T-I/SL IC ENCODR/DECODR 2.5V IR 14-SOIC
MCP2122-E/P IC ENCODER/DECODER IRDA 8-DIP
MCP2122T-E/SNG IC ENCODER/DECODR INFRARED 8SOIC
MCP3901A0T-E/SS IC ENERGY METER AFE 2CH 20-SSOP
MCP3903T-E/SS IC AFE 24BIT 64KSPS 6CH 28SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC92610 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC92610VF 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC928G 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC929F 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述:
MC929G 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*