- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2012 > MC92604ZT (Freescale Semiconductor)IC TXRX ETH DUAL GIG 196-MAPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | MC92604ZT |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 54/122頁(yè) |
| 文件大小： | 0K |
| 描述： | IC TXRX ETH DUAL GIG 196-MAPBGA |
| 標(biāo)準(zhǔn)包裝： | 630 |
| 類型： | 收發(fā)器 |
| 驅(qū)動(dòng)器/接收器數(shù)： | 2/2 |
| 規(guī)程： | 千兆位以太網(wǎng) |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 196-LBGA |
| 供應(yīng)商設(shè)備封裝： | 196-MAPBGA（15x15） |
| 包裝： | 托盤 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)當(dāng)前第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
Receiver
MC92604 Dual Gigabit Ethernet Transceiver Reference Manual, Rev. 1
Freescale Semiconductor
3-3
3.2
Receiver Interface Signals
This section describes the interface signals of the MC92604 receiver. Each signal’s name, function,
direction, and active state is described in Table 3-1. The table’s signal names use the letter ‘x’ as a place
holder for the link identifier letter ‘A’ and ‘B.’ Internal signals listed in the table are not available at the
external interface of the device, but are presented to help illustrate the device’s operation.
Table 3-1. MC92604 Receiver Interface Signals
Signal Name
Description
Function
Direction
Active
State
RECV_x_[7:0]
Received byte
Receive data bits 7 through 0
Output
—
RECV_x_DV
Data valid indicator
If TBIE is high, this is the receive data, bit 8.
If TBIE is low, this is data valid indicator.
Output
—
RECV_x_K
Special data indicator
If TBIE is high, this indicates that receiver has
detected an error. The type of error is indicated in
the data byte (RECV_x_7–RECV_x_0).
If TBIE is low, this indicates whether the 8-bit
receive data is a ‘special’ code group.
Output
—
RECV_x_COMMA
COMMA indicator
This is the COMMA DETECT indicator.
RECV_x_ERR
Receiver error
If TBIE is high, this is receive data, bit 9.
If TBIE is low, see Table 3-9 and Table 3-14.
Output
—
RECV_x_RCLK
Receiver clock
Internally generated clock synchronized with
receiver data. If TBIE is high, then this clock
frequency is half of the data frequency.
Output
—
RECV_x_RCLK_B
Receiver clock complement If TBIE is high, this is the complement of
RECV_x_RCLK.
If TBIE is low, this signal is low.
Output
—
XCVR_x_DISABLE
Transceiver disable
When active receiver is disabled
Input
High
XMIT_x_K
Transmitter/receiver input
If TBIE is high, XMIT_x_K enables automatic
realignment on COMMA code groups. If XMIT_x_K
is low, initial alignment on COMMAs occurs but
subsequent realignments are disabled.
If TBIE is low, this signal is used by the transmitter
logic and ignored by the receiver logic.
Input
—
JPACK
Enable Jumbo frames
When high, this signal increases the depth of the
receive FIFO allowing longer packets of data
between bytes that may be repeated or dropped to
prevent overruns or underruns. Only needed if
RCCE is low (reference clock mode).
Input
High
RECV_REF_A
Receiver A clock enable
If RECV_REF_A and RCCE are high, then data will
be synchronized to Channel A’s recovered clock.
Input
High
WSYNC1 & WSYNC0 Word synchronization
modes
If either input is high, then all enabled receivers are
being used in unison to receive synchronized data.
Input
High
BSYNC
Byte alignment mode
Indicates that byte alignment is required. If it is low,
no byte alignment is done.
Input
—
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP2120T-I/SL | IC ENCODR/DECODR 2.5V IR 14-SOIC |
| MCP2122-E/P | IC ENCODER/DECODER IRDA 8-DIP |
| MCP2122T-E/SNG | IC ENCODER/DECODR INFRARED 8SOIC |
| MCP3901A0T-E/SS | IC ENERGY METER AFE 2CH 20-SSOP |
| MCP3903T-E/SS | IC AFE 24BIT 64KSPS 6CH 28SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC92610 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC92610VF | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC928G | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC929F | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: |
| MC929G | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。