- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2012 > MC92604ZT (Freescale Semiconductor)IC TXRX ETH DUAL GIG 196-MAPBGA PDF資料下載
參數(shù)資料
| 型號： | MC92604ZT |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 73/122頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX ETH DUAL GIG 196-MAPBGA |
| 標準包裝： | 630 |
| 類型： | 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 2/2 |
| 規(guī)程： | 千兆位以太網(wǎng) |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 196-LBGA |
| 供應商設備封裝： | 196-MAPBGA（15x15） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
Receiver
MC92604 Dual Gigabit Ethernet Transceiver Reference Manual, Rev. 1
3-20
Freescale Semiconductor
If at least eight code groups are required in the IPG in the user’s application the alternatives are the
following:
Run in ‘recovered clock mode’
Furnish an initial IPG of at least 14 code groups
Ensure that the total of the frequency offset and packet length does not require more than two code
groups to be deleted
Maximum number of code groups dropped per packet = frequency offset
packet length
3.8
Backplane Applications Modes (COMPAT = Low)
3.8.1
Byte Mode (Uncoded Data)
Backplane byte mode is enabled by negating both the TBIE and COMPAT signals low. The received data
is a byte (8 bits) of data when in this mode. The internal 8B/10B decoder is used to decode the 8-bit data
from the 10-bit code group received. The received byte is presented on the RECV_x_7–RECV_x_0
signals.
The RECV_x_ERR is negated low when the receiver is operating normally and asserted high when
received data contains an error or the receiver is in an error state. When RECV_x_ERR is high, the state
of the RECV_x_7–RECV_x_0 signals are decoded to determine the error condition. Table 3-14 describes
the error codes and their meaning.
The receiver interface is always timed to the output clock, RECV_x_RCLK. This clock may be derived
from the receiver’s recovered clock or to the reference clock depending on the state of the RCCE signal as
previously discussed.
Table 3-14. Receiver Interface Error and Status Codes
(Backplane Byte Mode)
RECV_x_
ERR
RECV_x_
DV
RECV_x_
K
RECV_x_
COMMA
RECV_x_
[7:0]
Priority1
Description
Low
Don’t care
Undefined for backplane byte mode
Low
High
Low
Don’t care
Data
9
Normal operation, valid data code group
received.
Low
High
Low
Data
8
Normal operation, special code group
(non-COMMA) detected.
Low
High
Data
7
Normal operation (COMMA detected)
High
Don’t care
0x10
6
Disparity error: The 8B/10B decoder
detected a disparity error.
High
Don’t care
0x08
5
Code error: The 8B/10B decoder detected an
illegal code group.
High
Don’t care
0x04
3
Overrun
High
Don’t care
0x02
3
Underrun
High
Don’t care
0x01
2
Not word sync: The receiver is byte
synchronized but has not achieved or has lost
word alignment and is searching for
alignment.
相關PDF資料 |
PDF描述 |
|---|---|
| MCP2120T-I/SL | IC ENCODR/DECODR 2.5V IR 14-SOIC |
| MCP2122-E/P | IC ENCODER/DECODER IRDA 8-DIP |
| MCP2122T-E/SNG | IC ENCODER/DECODR INFRARED 8SOIC |
| MCP3901A0T-E/SS | IC ENERGY METER AFE 2CH 20-SSOP |
| MCP3903T-E/SS | IC AFE 24BIT 64KSPS 6CH 28SSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC92610 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC92610VF | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC928G | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC929F | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: |
| MC929G | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。