
Receiver
MC92604 Dual Gigabit Ethernet Transceiver Reference Manual, Rev. 1
3-16
Freescale Semiconductor
required for the transmitter, so it is used to ‘enable COMMA detect.’ Data out of the receiver is
even-/odd-aligned with the two output clocks. COMMAs are initially aligned with the rising edge of
RECV_x_RCLK_B. The MC92604 will always initially perform even/odd alignment to the first COMMA
(K28.1, K28.5, or K28.7) code group encountered. If XMIT_x_K is low, it will not realign to any future
COMMAs that may appear in the data stream. If ‘enable COMMA detect’ is enabled (XMIT_x_K is high),
a data code group may be repeated to force this alignment if an IDLE is encountered in an ODD code
group.
The receiver interface error and status in TBI mode is shown in
Table 3-11.
3.7.1.3
Double Data Rate Operation—RGMI and RTBI
Functionally, the double data rate operation (DDR is high) is identical to the previously mentioned receiver
GMII and TBI operating modes. The only difference is at the chip parallel data interfaces. Data outputs
are shared and defined uniquely, depending on each phase of the output clock (RECV_x_RCLK). The
Table 3-11. Receiver Interface Error and Status Codes (TBI Mode)
RECV_x_
K1
1 RECV_x_K is not a standard TBI signal. These errors may be detected by monitoring only the10-bit data field since
the 3 error codes are not valid 10-bit encoded data.
RECV_x_
COMMA
RECV_x_
ERR
RECV_x_
DV
RECV_x_
[7:0]
Priority
2
2 The priority column shows the error that is reported if multiple errors occur at the same time. The lower numbered
priority errors are reported first.
Description
Low
Data[9]
Data[8]
Data[7:0]
6
Normal operation, non-COMMA
code group received.
Low
High
Data[9]
Data[8]
Data[7:0]
5
Normal operation, COMMA
(K28.1, K28.5, or K28.7) code
group received.
High
Don’t care
0x04
3
Overrun
High
Don’t care
0x02
3
Underrun
High
Don’t care
0x00
1
Not byte sync: the receiver is in
start-up or has lost byte alignment
and is searching for alignment.
Table 3-12. Receiver RGMII Interface
Clock Edge
RECV_x_DV
RECV_x_[3:0]
Rising
RX_DV
Data bit [3:0]
Falling
GMII_RX_ER (XOR) GMII_RX_DV
Data bit [7:4]
Table 3-13. Receiver RTBI Interface
Rising Edge of Clock
RECV_x_COMMA
RECV_x_DV
RECV_x_[3:0]
RECV_x_RCLK
COM_DET
Data bit 4
Data bit [3:0]
RECV_x_RCLK_B
COM_DET
Data bit 9
Data bit [8:5]