參數(shù)資料
型號(hào): MC68HC916X1CTH16
廠商: FREESCALE SEMICONDUCTOR INC
元件分類(lèi): 微控制器/微處理器
英文描述: 16-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP120
封裝: QFP-120
文件頁(yè)數(shù): 97/172頁(yè)
文件大?。?/td> 1200K
代理商: MC68HC916X1CTH16
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)當(dāng)前第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)
MOTOROLA
MC68HC916X1
30
MC68HC916X1TS/D
3.6.2 Address Bus
Address bus signals ADDR[19:0] define the address of the most significant byte to be transferred
during a bus cycle. The MCU places the address on the bus at the beginning of a bus cycle. The
address is valid while AS is asserted. The CPU16 drives ADDR[23:20] to the same logic state as
ADDR19.
3.6.3 Address Strobe
AS is a timing signal that indicates the validity of an address on the address bus and of many control
signals. It is asserted one-half clock after the beginning of a bus cycle.
3.6.4 Data Bus
Data bus signals DATA[15:0] comprise a bidirectional, non-multiplexed parallel bus that transfers
data to or from the MCU. A read or write operation can transfer 8 or 16 bits of data in one bus cycle.
During a read cycle, the data is latched by the MCU on the last falling edge of the clock for that bus
cycle. For a write cycle, all 16 bits of the data bus are driven, regardless of the port width or operand
size. The MCU places the data on the data bus one-half clock cycle after AS is asserted in a write
cycle.
3.6.5 Data Strobe
Data strobe (DS) is a timing signal. For a read cycle, the MCU asserts DS to signal an external de-
vice to place data on the bus. DS is asserted at the same time as AS during a read cycle. For a
write cycle, DS signals an external device that data on the bus is valid. The MCU asserts DS one
full clock cycle after the assertion of AS during a write cycle.
3.6.6 Bus Cycle Termination Signals
During bus cycles, external devices assert a data transfer and size acknowledge signal (DSACK1).
During a read cycle, the signal tells the MCU to terminate the bus cycle and to latch data. During a
write cycle, the signal indicates that an external device has successfully stored data and that the
cycle can terminate. The DSACK1 signal also indicates to the MCU the size of the port for the bus
cycle just completed. In the MC68HC916X1, the DSACK0 pin is not provided and an external de-
vice indicates the availability of data by asserting DSACK1 regardless of port size.
The bus error (BERR) signal is also a bus cycle termination indicator and can be used in the ab-
sence of DSACK1 to indicate a bus error condition. BERR can also be asserted in conjunction with
DSACK1, provided BERR meets the appropriate timing requirements. The internal bus monitor can
be used to generate the BERR signal for internal and internal-to-external transfers. When BERR is
asserted, the CPU16 takes a bus error exception.
3.6.7 Data Transfer Mechanism
MCU architecture supports byte, word, and long-word operands, allowing access to 8- and 16-bit
data ports through the use of asynchronous cycles.
The MCU always attempts to transfer the maximum amount of data on all bus cycles. For a word
operation, it is assumed that the port is 16 bits wide when the bus cycle begins. Operand bytes are
designated as shown in Figure 9. OP0 is the most significant byte of a long-word operand, and OP3
is the least significant byte. The two bytes of a word-length operand are OP0 (most significant) and
OP1. The single byte of a byte-length operand is OP0.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC916X1CTH16B1 16-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP120
SPMC916X1CTH16 16-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP120
MC68HCL05J1ADWR2 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HC05J1AVDWR2 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HCP11A1CFNE3 8-BIT, EEPROM, 3 MHz, MICROCONTROLLER, PQCC52
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC98LJ12CFU 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述:
MC68HC98LJ12CFUE 功能描述:8位微控制器 -MCU 8 BIT MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68HC9S08RC60 L33R DIE 制造商:Motorola Inc 功能描述:
MC68HCP11A1CFN3 功能描述:8位微控制器 -MCU 8-bit HCMOS single chip MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68HCP11A1FN 制造商:MOTORALA 功能描述: