- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67967 > MC68HC05G3 (MOTOROLA INC) 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05G3 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | QFP-80 |
| 文件頁(yè)數(shù)： | 96/128頁(yè) |
| 文件大?。?/td> | 290K |
| 代理商： | MC68HC05G3 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)當(dāng)前第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Page vii
MOTOROLA
MC68HC05G3 (705G4) Specification Rev. 1.1
LIST OF FIGURES
Figure 1-1:
Block Diagram of the MC68HC05G3 (705G4)..........................................2
Figure 1-2:
Pin Assignment for Single-Chip Mode ......................................................3
Figure 1-3:
Memory Map of MC68HC05G3 ................................................................4
Figure 1-4:
Memory Map of MC68HC705G4 ..............................................................5
Figure 1-5:
Clock Signal Distribution ...........................................................................6
Figure 1-6:
OSC1/2 and XOSC1/2 Mask Options .......................................................7
Figure 1-7:
Clock State and STOP/POD Delay Diagram ..........................................10
Figure 1-8:
Time Base Clock Divider ........................................................................11
Figure 1-9:
Register Description Key ........................................................................17
Figure 1-10:
Main I/O Map ($0000-$000F) .................................................................18
Figure 1-11:
Main I/O Map ($0010-$001F) .................................................................19
Figure 1-12:
Main I/O Map ($0034-$003F) .................................................................20
Figure 1-13:
Option Map ($0000-$000F) ....................................................................21
Figure 2-1:
HC05G3 (705G4) Mode Entry Diagram..................................................28
Figure 3-1:
MC68HC05G3 (705G4) Memory Map ....................................................30
Figure 4-1:
Programming Model ...............................................................................33
Figure 4-2:
Stacking Order ........................................................................................34
Figure 4-3:
STOP/WAIT Flowcharts..........................................................................43
Figure 5-1:
Interrupt Flowchart ..................................................................................47
Figure 5-2:
IRQ1 and IRQ2 Block Diagram...............................................................48
Figure 5-3:
Key Wakeup Interrupt (KWI) ...................................................................49
Figure 6-1:
Port I/O Circuitry for One Bit ...................................................................57
Figure 7-1:
SPI Master-Slave Interconnection ..........................................................70
Figure 7-2:
SPI Block Diagram..................................................................................70
Figure 7-3:
Clock-Data Timing Diagram....................................................................72
Figure 8-1:
Timer Block Diagram ..............................................................................81
Figure 8-2:
Timer 1 Block Diagram ...........................................................................82
Figure 8-3:
Timer 2 Block Diagram ...........................................................................88
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705J5ACJP | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP16 |
| MC68HC705J5ACP | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
| MC68HC05J5AJDW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO16 |
| MC68HRC705J5ACDW | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| MC68HRC05J5ADW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05J1 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC05J1A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ACDW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ACP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ADW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。