參數(shù)資料
型號(hào): MC68HC05G3
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQFP80
封裝: QFP-80
文件頁(yè)數(shù): 14/128頁(yè)
文件大小: 290K
代理商: MC68HC05G3
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Page 100
MOTOROLA
Section 9: PULSE WIDTH MODULATOR
MC68HC05G3 (705G4) Specification Rev. 1.1
or TIMCLK is divided by any positive integer up to 256 when CMP2 is selected. Obviously,
CMP2 should be selected only if timer 2 is not being used or if it is generating a desired
frequency that could be shared. Refer to 8.2 Timer 2 for more information on using CMP2.
The following table shows the PWM clock selections.
Table 9-1: PWM Clock Selection
NOTE:
While bits T3R1 and T3R0 may be written any time, if the selection is
changed while a PWM signal is being generated, a truncated or stretched
pulse may occur during the transition. To prevent this from happening, it
is recommended that all PWM channels be disabled or the counter be
forced to $FF when changing clock selections.
CLK3 from the prescaler is activated by enabling the PWM channel(s). This is done to
ensure that the moment the first PWM channel(s) is enabled, the counter can start
incrementing without any clock delays. This does not apply to CMP2, since CMP2 is
controlled by timer 2.
The counter is incremented by the falling edge of the timer clock and is either preset to $01
by the overflow (OVF) from the counter, $FF by disabling all PWM channels, or writing to
this counter (PWMCNT) while the system clock (PHI2) is low.
Since only one counter is shared by all the channels, only the first PWM signal output(s)
can be synchronized to the starting edge of the CLK3 clock when the channel(s) is enabled.
This first PWM signal output(s) will initiate with a complete PWM period.
Any channel
enabled after the starting edge of the CLK3 clock will generate a truncated pulse during the
initial period.
Each channel has its own 8-bit duty register which is double buffered. When a channel is
active (enable bit is high), writes to the duty register are buffered until the counter rolls over.
At this time the new duty takes effect. In this way, the output of the PWM always will be
either the old duty waveform or the new duty waveform, not some variation in between.
A change in duty can be forced into effect immediately by writing the new value to the duty
register and then writing any value to the counter. This causes the counter to reset to $FF
and the newly latched duty value to be transferred to the buffer. In addition, since the
counter is readable, it is possible to know where the count is with respect to the duty value
and software can be used to make the adjustments.
T3R1
T3R0
0
1
0
1
0
1
E
E/2
E/8
TIMCLK*/N (N=1....256)
PWM CLOCK
(CLK3)
(CMP2)
* TIMCLK = CLK2 or EXCLK
相關(guān)PDF資料
PDF描述
MC68HC705J5ACJP 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP16
MC68HC705J5ACP 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP20
MC68HC05J5AJDW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO16
MC68HRC705J5ACDW 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HRC05J5ADW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05J1 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
MC68HC05J1A 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ACDW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ACP 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ADW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers