參數(shù)資料
型號(hào): MC68HC05G3
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQFP80
封裝: QFP-80
文件頁(yè)數(shù): 102/128頁(yè)
文件大小: 290K
代理商: MC68HC05G3
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)當(dāng)前第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Page 65
Section 7: SERIAL PERIPHERAL INTERFACE (SPI)
MOTOROLA
MC68HC05G3 (705G4) Specification Rev. 1.1
SECTION 7
SERIAL PERIPHERAL INTERFACE (SPI)
Two serial peripheral interfaces (SPI) are built into the MC68HC05G3 (705G4).
In the SPI format, three separate wires are required for data input, output, and clock. In this
format, the clock is not being included in the data stream and must be provided as a
separate signal. The three pins are occupied for serial clock, input data, and output data.
When one of the SPIs is enabled (SPE = 1), bit 0 through bit 2 of port C/port G become
SDI, SDO, and SCK pins, and the corresponding DDRC/DDRG bit has no affect on the
direction of the pin.
The MSTR bit decides the SPI operation mode; SCK pin is configured as output in the
master mode and configured as input in the slave mode.
The DORD bit in the serial peripheral control register (SPCR) selects the data transmission
order. When DORD bit is set, the LSB of serial data is shifted out/in first. When the DORD
bit is clear, serial data is shifted from MSB.
Serial clock speed is selectable by the SPR bit in the SPCR. Interrupt may be generated
by the completion of transfer.
7.1
FEATURES
Full Duplex, Three-Wire Synchronous Transfers
Master and Slave Operation
Programmable Data Transmission Order
E/2 (Maximum) Master Bit Frequency
E (Maximum) Slave Bit Frequency
Two Programmable Master Bit Rates
End of Transmission Interrupt Flag
Wakeup from Stop Mode (Slave Mode Only)
7.2
FUNCTIONAL DESCRIPTIONS
A block diagram of the serial peripheral is shown in Figure 7-2.
The clock start logic is triggered by CPU (detection of CPU write to the 8-bit shift register
(SPDR)) and originates the system clock (SCK) based on the internal processor clock. This
clock also is used in the 3-bit counter and 8-bit shift register.
After data is written to the 8-bit shift register of the master device, it is then shifted out to
the SDO pin for application to the slave device. At the same time, data applied from a slave
device via the SDI pin is shifted into the 8-bit shift register.
相關(guān)PDF資料
PDF描述
MC68HC705J5ACJP 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP16
MC68HC705J5ACP 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP20
MC68HC05J5AJDW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO16
MC68HRC705J5ACDW 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HRC05J5ADW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05J1 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
MC68HC05J1A 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ACDW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ACP 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ADW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers