參數(shù)資料
型號(hào): MC68HC05BS8FB
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 2.2 MHz, MICROCONTROLLER, PQFP44
封裝: QFP-44
文件頁(yè)數(shù): 67/128頁(yè)
文件大?。?/td> 752K
代理商: MC68HC05BS8FB
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)當(dāng)前第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
MC68HC05BS8
MOTOROLA
5-9
RESETS AND INTERRUPTS
5
ICF - Input Capture Flag
This bit is set when a proper edge has been sensed by the input capture edge detector. It is
cleared by reading the TSR (with ICF set) followed by accessing the Input Capture register LSB
($0015).
OCF - Output Compare Flag
This bit is set when the Output Compare register matches the Counter register. It is cleared by
reading the TSR (with OCF set) and then accessing the Output Compare register LSB ($0017).
TOF - Timer Overow Flag
This bit is set during the counter transition from $FFFF to $0000. It is cleared by reading the TSR
(with TOF set) followed by reading the counter LSB ($0019).
All three timer interrupt ags have corresponding enable bits (ICIE, OCIE, and TOIE) found in the
Timer Control register (TCR) at location $12. Reset clears all enable bits preventing an interrupt
from occurring. The actual processor interrupt is generated only if the interrupt mask bit of the
condition code register is also cleared. When the interrupt is recognized, the current state of the
machine is pushed onto the stack and the interrupt mask bit in the condition code register is set.
This masks further interrupts until the present one is serviced. The service routine address is
specied by the contents of $FFF6 and $FFF7.
Refer to section 6.1 for detailed description of the 16-bit Counter Timer.
5.2.2.5
Core Timer Interrupts
There are two interrupt sources, TOF and RTIF bits of Multi-Function Timer Control and Status
Register. The interrupt service routine address is specied by the contents of memory location
$3FF4 and $3FF5.
CTOF - Timer Overow
1 (set)
CTimer counter overow has occurred.
0 (clear) –
No CTimer counter overow has occurred.
This bit is set when the 8-bit ripple counter overows from $FF to $00; a timer overow interrupt
will occur, if CTOFE is set. CTOF is cleared by writing a “0” to the bit.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
CTimer Control and Status Register $0008
CTOF
RTIF CTOFE RTIE
RT1
RT0
0000 0011
TPG
41
相關(guān)PDF資料
PDF描述
MC68HC705F4P 8-BIT, OTPROM, 1.789 MHz, MICROCONTROLLER, PDIP28
MC68HC705F4FB 8-BIT, OTPROM, 1.789 MHz, MICROCONTROLLER, PQFP44
MC68HC05F4FB 8-BIT, MROM, 1.789 MHz, MICROCONTROLLER, PQFP44
MC68HC05F4CDW 8-BIT, MROM, 1.789 MHz, MICROCONTROLLER, PDSO28
MC68HC705G4 8-BIT, OTPROM, 1 MHz, MICROCONTROLLER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05C0CP 制造商:Motorola Inc 功能描述:
MC68HC05C12 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS
MC68HC05C12B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS
MC68HC05C12CP 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS
MC68HC05C12P 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS