參數(shù)資料
型號(hào): M44C510D-XXX-DOW
廠商: TEMIC SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 4-BIT, MROM, MICROCONTROLLER
封裝: SSOP-44
文件頁(yè)數(shù): 39/60頁(yè)
文件大?。?/td> 709K
代理商: M44C510D-XXX-DOW
M44C510E
Rev. A1, 04-May-00
Preliminary Information
44 (60)
Table 23. Timer 1 Control Register (T1CR)
Code
3 2 1 0
Function
x x x 1
Timer 1 interrupt disabled
x x x 0
Timer 1 interrupt enabled
0 0 0 x
Timer 1 prescaler divide by 256
0 0 1 x
Timer 1 prescaler divide by 128
0 1 0 x
Timer 1 prescaler divide by 64
0 1 1 x
Timer 1 prescaler divide by 32
1 0 0 x
Timer 1 prescaler divide by 16
1 0 1 x
Timer 1 prescaler divide by 8
1 1 0 x
Timer 1 prescaler divide by 4
1 1 1 x
Timer 1 prescaler bypassed
Timer 1 Compare Register (T1CP) – Byte Write
Subport address (indirect write access): ’8’hex of Port address ’9‘hex
Bit 3
Bit 2
Bit 1
Bit 0
T1CP
First write cycle
T1CP3
T1CP2
T1CP1
T1CP0
Reset value: xxxxb
Bit 7
Bit 6
Bit 5
Bit 4
Second write cycle
T1CP7
T1CP6
T1CP5
T1CP4
Reset value: xxxxb
T1CP3 ... T1CP0 – Timer 1 Compare Register Data (low nibble) – first write cycle
T1CP7. .. T1CP4 – Timer 1 Compare Register Data (high nibble) – second write cycle
The compare register T1CP is 8 bits wide and must be accessed as byte wide subport (see section “Addressing Peripher-
als”). The data is written low nibble first, followed by high nibble. Any timer interrupts are automatically suppressed
until the complete compare value has been transferred.
Timer 1 Capture Register (T1CA) – Byte Read
Subport address (indirect read access): ’8’hex of Port address ’9‘hex
Bit 7
Bit 6
Bit 5
Bit 4
T1CA
First read cycle
T1CA7
T1CA6
T1CA5
T1CA4
Reset value: xxxxb
Bit 3
Bit 2
Bit 1
Bit 0
Second read cycle
T1CA3
T1CA2
T1CA1
T1CA0
Reset value: xxxxb
T1CA7 ... T1CA4 – Timer 1 Capture Register Data (high nibble) – first read cycle
T1CA3 ... T1CA0 – Timer 1 Capture Register Data (low nibble) – second read cycle
The 8-bit capture register T1CA is read as byte-wide subport. Note, however, unlike the writing to the compare register,
the high nibble is read first followed by low nibble. The 8-bit timer state is captured on reading the first nibble and held
until the complete byte has been read. During this transfer, the timer is free to continue counting. The previous capture
value will be held until the timer is restarted again.
相關(guān)PDF資料
PDF描述
M44C588 4-BIT, MROM, 4 MHz, MICROCONTROLLER
M44C892 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20
M48T08Y-15PC1 0 TIMER(S), REAL TIME CLOCK, PDMA28
M48T08Y-10PC1 0 TIMER(S), REAL TIME CLOCK, PDMA28
M48T128Y-70PM1 0 TIMER(S), REAL TIME CLOCK, PDIP32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M44C890 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-Current Microcontroller for Wireless Communication
M44C890-H 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-Current Microcontroller for Wireless Communication
M44S05K4F1 功能描述:汽車連接器 MX44 Terminals RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點(diǎn)電鍍:Nickel
M44T332538880MHZ 制造商:MEC 功能描述:
M44T3338880MHZ 制造商:MEC 功能描述: