參數(shù)資料
型號: M44C510D-XXX-DOW
廠商: TEMIC SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 4-BIT, MROM, MICROCONTROLLER
封裝: SSOP-44
文件頁數(shù): 3/60頁
文件大?。?/td> 709K
代理商: M44C510D-XXX-DOW
M44C510E
Preliminary Information
Rev. A1, 04-May-00
11 (60)
Table 2. Interrupt priority table
Interrupt
Priority
ROM Address
Maskable
Interrupt Opcode
INT0
lowest
040h
Yes
C8h (SCALL 040h)
INT1
|
080h
Yes
D0h (SCALL 080h)
INT2
|
0C0h
Yes
D8h (SCALL 0C0h)
INT3
|
100h
Yes
E8h (SCALL 100h)
INT4
|
140h
Yes
E8h (SCALL 140h)
INT5
|
180h
Yes
F0h (SCALL 180h)
INT6
1C0h
Yes
F8h (SCALL 1C0h)
INT7
highest
1E0h
Yes
FCh (SCALL 1E0h)
1.3.1
Hardware Interrupts
Table 3. Hardware interrupts
Interrupt
Possible Interrupt Priorities
RST
Interrupt Mask
Function
Source
0
1
2
3
4
5
6
7
Register
Bit
NRST external
X
low level active
Watchdog
#
1/2 – 2 sec. time out
Port A coded reset
#
level any inputs
Port A monitor
*
*
*
*
PAIPR
3
any edge, any input
Port B monitor
*
*
*
*
PBIPR
3
any edge, any input
Port 60 external
*
*
*
*
P6CR
1,0
any edge
Port 61 external
*
*
*
*
P6CR
3,2
any edge
Interval timer INTA
*
*
ITIPR
0
1 of 8 frequencies
(1 – 128 Hz)
Interval timer INTB
*
*
ITIPR
1
1 of 8 frequencies
(8 – 8192 Hz)
Timer 0
*
*
*
*
T0CR
0
overflow/compare/
end measurement
Timer 1
*
*
*
*
T1CR
0
compare
X = hardwired (neither optional or software configurable)
# = customer mask option (see “Ordering Information”)
* = software configurable (see “Peripheral Modules” section for further details)
In the M44C510E, there are eleven hardware interrupt
sources which can be programmed to occupy a variety of
priority levels. With the exception of the reset sources
(RST), each source can be individually masked by mask
bits in the corresponding control registers. An overview
of the possible hardware configurations is shown in table
3.
1.3.2
Software Interrupts
The program can generate interrupts using the software
interrupt instruction (SWI) which is supported in
qFORTH by predefined macros named SWI0...SWI7.
The software triggered interrupt operates in exactly the
same way as any hardware triggered interrupt.
The SWI instruction takes the top two elements from the
expression stack and writes the corresponding bits via the
I/O bus to the interrupt pending register. Thus, by using
the SWI instruction, interrupts can be re-prioritized or
lower priority processes scheduled for later execution.
相關PDF資料
PDF描述
M44C588 4-BIT, MROM, 4 MHz, MICROCONTROLLER
M44C892 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20
M48T08Y-15PC1 0 TIMER(S), REAL TIME CLOCK, PDMA28
M48T08Y-10PC1 0 TIMER(S), REAL TIME CLOCK, PDMA28
M48T128Y-70PM1 0 TIMER(S), REAL TIME CLOCK, PDIP32
相關代理商/技術參數(shù)
參數(shù)描述
M44C890 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-Current Microcontroller for Wireless Communication
M44C890-H 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-Current Microcontroller for Wireless Communication
M44S05K4F1 功能描述:汽車連接器 MX44 Terminals RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風格: 端接類型: 觸點電鍍:Nickel
M44T332538880MHZ 制造商:MEC 功能描述:
M44T3338880MHZ 制造商:MEC 功能描述: