- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄358933 > LPC47B34X (STANDARD MICROSYSTEMS CORP) 128 Pin Enhanced Super I/O with LPC Interface for Consumer Applications PDF資料下載
參數(shù)資料
| 型號(hào)： | LPC47B34X |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類(lèi)： | 外設(shè)及接口 |
| 英文描述： | 128 Pin Enhanced Super I/O with LPC Interface for Consumer Applications |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PQFP128 |
| 封裝： | QFP-128 |
| 文件頁(yè)數(shù)： | 146/250頁(yè) |
| 文件大小： | 645K |
| 代理商： | LPC47B34X |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)當(dāng)前第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)
146
PME SUPPORT
The LPC47B34x offers support for power management events (PMEs), also referred to as System
Control Interrupt (SCI) events. A power management event is indicated to the chipset via the
assertion of the nIO_PME signal. In the LPC47B34x, the nIO_PME is asserted by active transitions
on the ring indicator inputs nRI1 and nRI2, active keyboard-data edges, active mouse-data edges,
Wakeup on Specific key, Super I/O Device Interrupts, Watchdog Timer, Ring, Intrusion and
programmable edges on GPIO pins. The nIO_PME pin can be programmed to be active high or active
low via the polarity bit in the GP42 register. The output buffer type of the pin can be programmed to
be open-drain or push-pull via bit 7 of the GP42 register. The nIO_PME pin defaults to active low,
open-drain output.
PME functionality is controlled by registers in the Runtime Registers Block, which is located at the
address programmed in configuration registers 0x60 and 0x61 in Logical Device A. The PME Enable
bit in the PME Enable register, PME_EN, globally controls PME Wake-up events. When PME_EN is
inactive, the nIO_PME signal can not be asserted. When PME_EN is asserted, any wake source
whose individual PME Wake Enable register bit is asserted can cause nIO_PME to become asserted.
The PME_STS bit in the PME Status register indicates that an enabled wake source has occurred, and
if the PME_EN bit is set, asserted the nIO_PME signal. The PME Status bit is asserted by active
transitions of enabled PME Wake sources. PME_STS will become asserted independent of the state
of the global PME enable bit, PME_EN. The individual status bits in each of the PME Wake Status
registers indicates which wake source has asserted the nIO_PME signal. The individual status bits for
the PME events will become asserted independent of the state of the associated enable bit.
The following pertains to the PME status bits for each event:
The output of the status bit for each event is combined with the corresponding enable bit to set
the PME status bit.
The status bit for any pending events must be cleared in order to clear the PME_STS bit.
For the GPIO events, the polarity of the edge used to set the status bit and generate a PME is
controlled by the polarity bit of the GPIO control register. For non-inverted polarity (default) the status
bit is set on the low-to-high edge. If the EETI function is selected for a GPIO then both a high-to-low
and a low-to-high edge will set the corresponding PME status bits. Status bits are cleared on a write
of ‘1’.
See the “Keyboard and Mouse PME Generation” sub-section in the “8042 Keyboard Controller” section
for information about using the keyboard and mouse signals to generate a PME.
Pins P12 and P16 enable PME event on single high-to-low edge or on both high-to-low and low-to-
high edges. Default is single edge. P12 also has a polarity select bit in the configuration register
0xF0 in Logical Device 7. The register that selects the edge is the Edge Select register located at the
address programmed in the Base I/O Address register in the Logical Device A at an offset of 2Ch.
Refer to PME Status and Enable register 9. See the Runtime Registers sections for description on
these registers.
The PME registers are run-time registers as follows. These registers are located in system I/O space
at an offset from Runtime Registers Block, the address programmed in Logical Device A at registers
0x60 and 0x61.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC47B37X | 100 Pin Enhanced Super I/O for LPC Bus with SMBus Controller for Commercial Applications |
| LPC47M14X-NC | 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB |
| LPC47M14Y-NC | 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB |
| LPC47M14Z-NC | 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB |
| LPC47M14C-NC | BNC MALE TO RJ11/SCREW TESCA-BL10 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC47B351-NC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| LPC47B357-NC | 制造商:SMSC 功能描述:ELECTRONIC COMPONENT |
| LPC47B373QFP | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述: |
| LPC47B373QFP WAF | 制造商:SMSC 功能描述: |
| LPC47B377QFP | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。