- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370261 > FW82439TX Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號(hào)： | FW82439TX |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項(xiàng)-數(shù)據(jù)表參考 |
| 文件頁(yè)數(shù)： | 43/102頁(yè) |
| 文件大?。?/td> | 759K |
| 代理商： | FW82439TX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)當(dāng)前第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)
Extended Temperature 82439TX (MTXC) Datasheet
43
PRELIMINARY
3.1.24.
DRTL—DRAM ROW TYPE REGISTER LOW
Address Offset:
Default Value:
Access:
68h
00h
Read/Write
This 8-bit register identifies the type of DRAM (EDO, SPM (standard page mode)), or SDRAM (synchronous
DRAM) used in rows 0 to 3 and should be programmed by BIOS for optimum performance if EDO DRAM’s or
SDRAMs are used. The hardware uses these bits to determine the correct cycle timing to use before a
DRAM cycle is run.
Bit
Description
7:0
DRAM Row Type (DRT).
The DRT bits select the DRAM type installed in each physical DRAM
Row. Each one-of-four bit pairs in this register corresponds to the DRAM row identified by the
corresponding DRB register.
DRT Bits
7,3
6,2
5,1
4,0
DRAM Row
3
2
1
0
DRT
0,0
0,1
1,0
1,1
DRAM Type value definitions
SPM DRAM
EDO DRAM
SDRAM
reserved
3.1.25.
MTT
MULTI-TRANSACTION TIMER REGISTER (RESERVED TEST MODE REGISTER)
Address Offset:
Default Value:
Access:
70h
20h
Read/Write
MTT is an 8-bit register that controls the amount of time that the MTXC’s arbiter allows a PCI initiator to
perform multiple transactions on the PCI bus. The MTT guarantees the minimum time, measured in PCLKs,
that the PCI agent retains the ownership of the PCI bus from the initial assertion of grant.
Bit
Description
7:2
MTT Count value.
The number of clocks programmed in the MTT represents the guaranteed
time slice (in PCLKs) allotted to the current agent, after which the MTXC will grant the bus as
soon as another PCI agent requests the bus. The value of 00h disables this function. The count
value should be set to multiples of 4 (i.e., 2 lsbs are ignored).
1:0
Reserved.
Hardwired to 0. (i.e., counter has a resolution of 4 PCLKs)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FW82815 | Controller Miscellaneous - Datasheet Reference |
| FWA-25A10F | Fuse |
| FWA-30A10F | Fuse |
| FWA-35A21F | Fuse |
| FWA-40A21F | Fuse |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FW82439TX S L28T | 制造商:Intel 功能描述:System Controller 324-Pin BGA |
| FW82439TX S L3BT | 制造商:Intel 功能描述:System Controller |
| FW82439TX S L28T | 制造商:Intel 功能描述: |
| FW82439TX S L3BT | 制造商:Intel 功能描述:System Controller |
| FW82439TXSL28T | 功能描述:IC 82439TX SYS CTRL MTXC 324BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類(lèi)型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱(chēng):Q6396337A |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。